# **CSC 137 Sample Midterm**

Due No due date Points 0 Questions 16 Time Limit None
Allowed Attempts Unlimited

## Instructions

Example of what the midterm will look like. Note that the midterm will not have fill-in-the-blank questions. I left these in the sample midterm because it is good practice.

Taking the sample midterm is optional, no credit will be given.


Take the Quiz Again

## **Attempt History**

	Attempt	Time	Score	
KEPT	Attempt 2	1,234 minutes	0 out of 0 *	
LATEST	Attempt 2	1,234 minutes	0 out of 0 *	
	Attempt 1	8,307 minutes	0 out of 0 *	

<sup>\*</sup> Some questions not yet graded

### Submitted Mar 18 at 10:14am



	Question 2	0 / 0 pts		
	A <i>multiplexor</i> chooses one of multiple input as its single output.			
Correct!	True			
	False			
	Question 3	0 / 0 pts		
	To program a Verilog code module that performs the boolean function <i>AB+CD</i> , a minimum of 5 logic-gate statements are needed.			
	○ True			
Correct!	False			
	Question 4	0 / 0 pts		
	If a multiplexor is given $k$ select input signals, it can only select from this many input: $2 \text{ times } k$ .	one output		
	True			
Correct!	False			
	I and the second			


	Question 5	
	When input to a <i>decoder</i> is 101 <sub>2</sub> , then the output would be 000010	900.
	O True	
Correct!	False	


	Question 6	0 / 0 pts
	Which below is not in a <i>Full Adder</i> :	
Correct!	<ul><li>a overflow bit</li></ul>	
	a sum bit	
	○ a carry-in bit	
	a carry-out bit	
	two bits in input to sum	


	Question 7 0 / 0 pts	6
	How many components are there in the BC CPU that write to the commor bus?	1
Correct!	<ul><li>7</li></ul>	
	O 5	


<b>6</b>			
0 8			
9			

	Question 8 0 / 0 pt	S
	An "Indirect" memory-reference instruction has extra work at the clock cycle <i>T</i> (number?)	
Correct!	<ul><li>3</li></ul>	
	O 0	
	O 1	
	O 2	
	<b>4</b>	









Question 13	0 / 0 pts
The Sequence Counter can indicate a total of how many T-steps	<b>S</b> :

Correct! 16

Drrect Answers 16

Question 14

D0 through D7 are decoded results from this CPU register:

Instruction Register

IR
Instruction Register

#### **Jnanswered**

## **Question 15**

Not yet graded / 0 pts

Given the Bus Diagram (Figure 5-4, p. 130) and the Control functions and Microoperations (Table 5-6, p. 159), derive the control signals needed to each of the CPU instructions. (Similar to exercise questions.)

Your Answer:

selected instA: do-X, do-Y, ... selected instB: do-X, do-Z, ... selected instC: do-W, do-Y, ...

From this question: Given the Bus Diagram (Figure 5-4, p. 130) and the Control functions and Microoperations (Table 5-6, p. 159), derive the

control signals needed to each of the CPU instructions. (Similar to exercise questions.)

selected instA: do-X, do-Y, ... selected instB: do-X, do-Z, ... selected instC: do-W, do-Y, ...

Derive timing for each of control signal derived from above. (similar to exercise questions)

You might be given a question like this:


Given code of a Verilog module, draw out the circuit diagram.

#### **Jnanswered**

## **Question 16**

Not yet graded / 0 pts

Given this gate-logic diagram, write Verilog code for this module. (No Test module needed. Arrays usage may be required.)



### Your Answer:

```
module Xmod(A, B, C);
   input A, B;
   output C;
  wire invB;
   not(invB, B);
   and(C, A, invB);
endmodule
module Ymod(A, B, C, F);
   input A, B, C;
   output F;
  wire invA, invB, X1out, X2out, andAB;
   not(invA, A);
   not(invB, B);
   Xmod X1(C, invA, X1out);
   Xmod X2(invB, A, X2out);
   and(andAB, A, B);
   or(F, X1out, X2out, andAB);
endmodule
```