3/18/2021 Quiz: CSC137 Midterm

CSC137 Midterm

Started: Mar 18 at 3:34pm

Quiz Instructions

Hello Students,

This is an open book and notes mid-term. Find a quiet spot and take the exam individually.

Thank you,

Chris

Question 1	1 pts
To encode for the bus control: $s0 = x1 + x3 + x5 + x7$	
○ True	
○ False	
Question 2	1 pts
The memory is addressed by the AR register through the bus.	
○ True	

The instruction ISZ requires the largest number of T cycles.

Question 3

○ True

1 pts

○ False	
Question 4	1 pts
A multiplexor that selects from k inputs would need k^2 select signals.	
○ True	
○ False	
Question 5	1 pts
To subtract 3 from 7, we add binary 00111 ₂ with 11101 ₂ .	
○ False	
Question 6	1 pts
Question 0	ı pı
The input event is checked first before the output event in the basic computer.	
○ True	
○ False	
Question 7	1 pt:
MUDUOII 1	. pt.

2	11	8	12	n	2	1
O	/	O	12	u	_	

○ True	
○ False	
Question 8	1 pts
To transfer from DR register to AC register, it goes through Adder Log	jic.
○ True	
○ False	
Question 9 DeMorgan's Theorem states that x'y'=(x'+y)'	1 pts
Demorgan's meorem states that x y =(x · y)	
○ True	
○ True	1 pts
○ True○ False	1 pts

3/	1	8	12	n	2	•

Question 11	1 pts
The 2nd to last instruction in the I/O Program should be:	
○ ION	
○ IOF	
○ INC	
○ HLT	

Question 12	1 pts
AC = 8E0A hex, E = 1. After 'CIL', AC = ?	
○ 8E09	
○ E0A8	
○ 8E0B	
○ 1351	
○ 1C15	

Question 13	1 pts
Which about the 'interrupt handling' is NOT true:	
○ it synchronize I/O usage among processes	
it speeds up the CPU clock cycles	
○ it protects the I/O channels	

○ it protects the OS space	
it enhances performance by not busy polling	

Question 14	1 pts
The Memory requires the AR register to be:	
○ 8 bits	
○ 12 bits	
○ 32 bits	
○ 10 bits	
○ 20 bits	

Question 15	1 pts
Instruction 'BSA 300' would pair with the instruction:	
○ 2 BUN 300	
O BUN 301	
○ BUN 300	
○ I BUN 301	
○ I BUN 300	

Question 16	1 pts

3/18/2021

The total number of Carry wires in a 10-bit adder should be:				
<u> </u>				
<u> </u>				
<u> </u>				
○ 2				

Question 17	1 pts
When executing ISZ, PC gets incremented if this register becomes zero:	
○ DR	
○ AR	
○ AC	
○ IR	

Question 18	1 pts
The cycle when the PC register is incremented:	
○ T0	
○ T1	
○ T7	
○ T2	

Question 19	1 pts
The order of different sizes of the registers:	
○ AC > AR > TR	
○ AR > PC > OUTR	
○ IR > AC > AR	
○ AC > PC > INPR	
○ DR > INPR > AC	

Question 20	1 pts
To perform an "add," one operand is AC, the other is:	
○ IR	
○ DR	
○ AR	
○ Memory	
○ TR	

Question 21	1 pts
The total number of <i>xor</i> gates used to create a 5-bit full adder is:	
○ 10	
O 5	

3/18/2021

O 20				
O 15				

Question 22	1 pts
To fetch data from the Memory, the 3-bit signals sent to the Bus are (binary):	
O 111	
○ 101	
○ 110	
O 011	
○ 100	


Question 23	1 pts
An instruction at memory location 500 is being executed, and then an I/O even occurs and the CPU executes the I/O program. What is in M[0] at this time?	ıt
\bigcirc 0	
<u> </u>	
O 500	
O 499	
<u> </u>	

Question 24 1 pts

→ FGO→ IEN→ FGI→ OUTR	
○ FGI	
OUTR	
○ INPR	


Question 25	1 pts
At M[100], <i>BSA 800</i> is fetched and executed, then PC is changed to:	
O 801	
O 99	
O 101	

Question 26	20 pts
For these CPU instructions: AND BUN BSA CMA. a. Translate their microoperations into signals. List alphabetically. b. For each signal, derive a concise boolean equation. List alphabetically. (12 signals, 18 occurences. Can use 'rB9' for D7I'T3, 'and' for AND, 'com' for	or COM)
Edit View Insert Format Tools Table	
12pt \vee Paragraph \vee B I \cup A \vee $\not \!$	



Question 27 20 pts

Program Verilog code for the following modules. Use module compositions and arrays (those with numbers).



Edit View Insert Format Tools Table

p • 0 words | </> 🔀 🗒

Question 28 10 pts

Find the boolean function for the following k-map

uv \ wx	00	01	11	10
00	1	1	1	0
01	1	1	1	0
11	1	0	0	0
10	1	0	0	0

Edit View Insert Format Tools Table

Not saved Submit Quiz