- 1. Logic Gates
- 2. Boolean Algebra
- 3. Map Simplification
- 4. Combinational Circuits
- 5. Flip-Flops
- 6. Sequential Circuits

BASIC LOGIC BLOCK - GATE -



Types of Basic Logic Blocks

- Combinational Logic Block

 Logic Blocks whose output logic value

 depends only on the input logic values
- Sequential Logic Block

 Logic Blocks whose output logic value depends on the input values and the state (stored information) of the blocks

Functions of Gates can be described by

- Truth Table
- Boolean Function
- Karnaugh Map

Logic Gates

Name	Symbol	Function	Truth Table	
AND	А В — Х	X = A • B or X = AB	A B X 0 0 0 0 1 0 1 0 0 1 1 1	
OR	А X	X = A + B	A B X 0 0 0 0 1 1 1 1 1 1	
Inverter	A	X = A'	A X 0 1 1 0	
Buffer	A ————————————————————————————————————	X = A	A X 0 0 1 1	
NAND	А X	X = (AB)'	A B X 0 0 1 0 1 1 1 0 1 1 1 0	
NOR	АX	X = (A + B)'	A B X 0 0 1 0 1 0 1 0 1 1 0	
XOR Exclusive OR	$A \longrightarrow X$	X = A ⊕ B or X = A'B +AB'	A B X 0 0 0 0 1 1 1 0 1 1 1 0	
XNOR Exclusive NOR or Equivalence	А X	X = (A ⊕ B)' or X = A'B'+AB	A B X 0 0 1 0 1 0 1 0 0 1 1 1	

BOOLEAN ALGEBRA

Boolean Algebra

- 1. Algebra with Binary(Boolean) Variable and Logic Operations
- 2. Boolean Algebra is useful in Analysis and Synthesis of Digital Logic Circuits
 - 1. Input and Output signals can be represented by Boolean Variables, and
 - 2. Function of the Digital Logic Circuits can be represented by Logic Operations, i.e., Boolean Function(s)
 - 3. From a Boolean function, a logic diagram can be constructed using AND, OR, and INV (NOT)

Truth Table

- 1. The most elementary specification of the function of a Digital Logic Circuit is the Truth Table
 - 1. Table that describes the Output Values for all the combinations of the Input Values, called *MINTERMS*
 - 2. n input variables --> 2ⁿ minterms

BASIC IDENTITIES OF BOOLEAN ALGEBRA


- 1. x + 0 = x
- 2. $x \cdot 0 = 0$
- 3. x + 1 = 1
- 4. $x \cdot 1 = x$
- 5. x + x = x
- 6. $x \cdot x = x$
- 7. x + x' = 1
- 8. $x \cdot x' = 0$
- 9. x + y = y + x
- 10.xy = yx
- 11.x + (y + z) = (x + y) + z
- 12. x(yz) = (xy)z
- 13. x(y + z) = xy + xz
- 14. x + yz = (x + y)(x + z)
- 15.(x + y)' = x'y'
- 16.(xy)' = x' + y'
- 17.(x')' = x
- 18.x + xy = x
- 19.x + x'y = x + y

Usefulness of this list

- 1. Simplification of the Boolean function
- 2. Derivation of equivalent Boolean functions to obtain logic diagrams utilizing different logic gates
 - 1. Ordinarily ANDs, ORs, and Inverters
 - 2. But a certain different form of Boolean function may be convenient to obtain circuits with NANDs or NORs


BASIC IDENTITIES OF BOOLEAN ALGEBRA


Applications of DeMorgans Theorem (15 and 16)



EQUIVALENT CIRCUITS

Many different logic diagrams are possible for a given Function





COMPLEMENT OF FUNCTIONS


A Boolean function of a digital logic circuit is represented by only using logical variables and AND, OR, and Invert operators.

- --> Complement of a Boolean function
 - 1. First: Change all OR operations to AND operations and all AND operations to OR operations
 - 2. Second: Complement each individual variable
 - 3. Basically, extensive applications of the DeMorgan's theorem $(x_1 + x_2 + ... + x_n)' \Rightarrow x_1'x_2'... x_n' (x_1x_2... x_n)' \Rightarrow x_1' + x_2' + ... + x_n'$
 - 4. Example:

$$F = AB + C'D' + B'D$$

 $F' = (A' + B')(C + D)(B + D')$


SIMPLIFICATION



Simplification from Boolean function

- Finding an equivalent expression that is least expensive to implement
- For a simple function, it is possible to obtain a simple expression for low cost implementation
- But, with complex functions, it is a very difficult task

Karnaugh Map(K-map) is a simple procedure for simplifying Boolean expressions.




KARNAUGH MAP

Karnaugh Map for an n-input digital logic circuit (n-variable sum-of-products form of Boolean Function, or Truth Table) is

- Rectangle divided into 2ⁿ cells
- Each cell is associated with a Minterm
- An output(function) value for each input value associated with a minterm is written in the cell representing the minterm
 1-cell, 0-cell

Each Minterm is identified by a decimal number whose binary representation is identical to the binary interpretation of the input values of the minterm.



Σ - stands for the sum of the minterms. The minterms that produce 1 are listed. Minterms that produce 0 aren't listed

MAP SIMPLIFICATION - 2 ADJACENT CELLS -

Rule: xy' + xy = x(y+y') = x

Adjacent cells

- binary identifications are different in one bit
 - --> minterms associated with the adjacent cells have one variable complemented each other

Cells (1,0) and (1,1) are adjacent Minterms for (1,0) and (1,1) are

$$x \cdot y' --> x=1, y=0$$


$$x \cdot y --> x=1, y=1$$

F = xy' + xy can be reduced to F = x


From the map

$$x$$
 0 1 0 0 0 2 adjacent cells xy' and xy --> merge them to a larger cell x
$$F(x,y) = \sum (2,3)$$


MAP SIMPLIFICATION - 2 ADJACENT CELLS -



$$F = BC + AC'$$





$$F = C' + AB'$$



F = B'C' + A'CD' + B'D'

MAP SIMPLIFICATION - MORE THAN 2 CELLS -






Proof of w':

u'v'w'x'+u'v'w'x+u'vw'x'+u'vw'x+uvw'x'+uvw'x+uv'w'x'

= u'v'w'(x'+x) + u'vw'(x'+x) + uvw'(x'+x) + uv'w'(x'+x)

= u'(v'+v)w' + u(v'+v)w'

= (u'+u)w' = w'




F = u'v'w' + u'v'x' + v'w'x + uvx

IMPLEMENTATION OF K-MAPS - Product-of-Sums Form -

Logic function represented by a Karnaugh map can be implemented in the form of I-OR-AND

If we implement a Karnaugh map using 0-cells, the complement of F, i.e., F', can be obtained. Thus, by complementing F' using DeMorgan's theorem F can be obtained



IMPLEMENTATION OF K-MAPS


- Don't-Care Conditions -


In some logic circuits, the output responses for some input conditions are don't care whether they are 1 or 0.

In K-maps, don't-care conditions are represented by d's in the corresponding cells.

Don't-care conditions are useful in minimizing the logic functions using K-map.


- Can be considered either 1 or 0
- Thus increases the chances of merging cells into the larger cells
 - --> Reduce the number of variables in the product terms







COMBINATIONAL LOGIC CIRCUITS











Full Adder


X	У	C _{n-1}	C _n	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1





$$c_{n} = xy + xc_{n-1} + yc_{n-1}$$


= $xy + (x \oplus y)c_{n-1}$
 $s = x'y'c_{n-1} + x'yc'_{n-1} + xy'c'_{n-1} + xyc_{n-1}$
= $x \oplus y \oplus c_{n-1}$
= $(x \oplus y) \oplus c_{n-1}$




Sequential Storage Circuits - Flip-Flops

- 1. Flip flops will sample inputs and change the output only at certain instances in time.
- 2. Allows for storage of state information.
- 3. For SR flip-flop below, the output Q only changes when clock changes from 0 to 1

Note: C is for clock



Some other Flip-Flops




D	Q(t+1)	
0 1	0	Clear to 0 Set to 1

(a) Graphic symbol

(b) Characteristic table

Figure 1-20 D flip-flop.




J	K	Q(t+1)	
0 0 1 1	0 1 0	Q (t) 0 1 Q' (t)	No change Clear to 0 Set to 1 Complement

(a) Graphic symbol

(b) Characteristic table

Figure 1-21 JK flip-flop.



- D Flip-Flop D is sampled during the clock transition from 0 to 1 and passed to the output.
- JK Flip-Flop The indeterminate conditions of SR is defined to switch the outputs to their complement state.
 - Toggle in the diagram is the same meaning as Complement in the table

Chapter 2 Digital Components

- 1. Integrated Circuits
- 2. Decoder
- 3. Encoder
- 4. Multiplexer
- 5. Registers
- 6. Memory

INTEGRATED CIRCUITS (IC)

Classification by the Circuit Density

SSI - several (less than 10) independent gates

MSI - 10 to 200 gates; Perform elementary digital functions;

Decoder, adder, register, parity checker, etc

LSI - 200 to few thousand gates; Digital subsystem

Processor, memory, etc

VLSI - Thousands of gates; Digital system


Microprocessor, memory module


Classification by Technology


- TTL Transistor-Transistor Logic Bipolar transistors NAND
- ECL Emitter-coupled Logic Bipolar transistor NOR
- MOS Metal-Oxide Semiconductor Unipolar transistor High density
- CMOS Complementary MOS Low power consumption. As of 2011, 99% of IC chips are fabricated using CMOS tech

NAND Gate Example

https://en.wikipedia.org/wiki/NAND_gate









MULTIPLEXER (MUX)

4-to-1 Multiplexer

<u>Sel</u>	ect	<u>Output</u>	
S_1 S_0		Υ	
0	0	I ₀	
0	1	l ₁	
1	0	l_2	
1	1	I_3	



Registers




Basic 4-bit Register example

- 1. 4-bit register requires 4 flip flops
- 2. The data needs to be clocked in
- 3. There is also a clear bit to return the registers to 0

Computer Organization

Shift Registers- Simple Unidirectional







Figure 2-8 shows a simple unidirectional (only shifts one way) shift register.

What functionality is missing to make this more useful?

- 1. Shifting left/right
- 2. Parallel loading and reading
- 3. Control mechanism to leave values unchanged on clock


Next slide shows a more complete shift register

Shift Registers- Bidirectional




Mode control			
	Sı	S _o	Register operation
	0	0	No change
	0	1	Shift right (down)
	1	0	Shift left (up)
	1	1	Parallel load

Computer Organization



Memory Hierarchy Levels




- Block (aka line): unit of copying
 - May be multiple words
- If accessed data is present in upper level
 - Hit: access satisfied by upper level
 - Hit ratio: hits/accesses
- If accessed data is absent
 - Miss: block copied from lower level
 - Time taken: miss penalty
 - Miss ratio: misses/accesses
 - = 1 hit ratio
 - Then accessed data supplied from upper level

SRAM Technology


An integrated circuit with 6-8 transistors per bit to prevent information from being disturbed while read.

- 1.No refresh needed
- 2. Access time is close to the cycle time
- 3. Only need minimal power to retain
 - value in standby mode



DRAM Technology

- Data stored as a charge in a capacitor
 - Single transistor used to access the charge
 - Must periodically be refreshed
 - Read contents and write back
 - Performed on a DRAM "row"





Flash Storage

- Nonvolatile semiconductor storage
 - 100x 1000x faster than disk
 - Smaller, lower power, more robust
 - But more \$/GB (between disk and DRAM)








Disk Storage

Nonvolatile, rotating magnetic storage





Memory Technology

- Static RAM (SRAM)
 - 0.5ns 2.5ns, \$500 \$1000 per GB
- Dynamic RAM (DRAM)
 - 50ns 70ns, \$10 \$20 per GB
- Flash
 - 5,000-50,000ns \$0.75 \$1.00 per GB
- Magnetic disk
 - 5ms 20ms, \$0.05 \$0.10 per GB
- Ideal memory
 - Access time of SRAM
 - Capacity and cost/GB of disk




REGISTER TRANSFER AND MICROOPERATIONS

- Register Transfer Language
- Register Transfer
- Bus and Memory Transfers
- Arithmetic Microoperations
- Logic Microoperations
- Shift Microoperations
- Arithmetic Logic Shift Unit

MICROOPERATION

An elementary operation performed during one clock pulse, on the information stored in one or more registers



 $R \leftarrow f(R, R)$

f could be: shift, count, clear, load, add, etc...

REGISTER TRANSFER LANGUAGE

Definition of the (internal) organization of a computer

- Set of registers and their functions
- Microoperations Set
 Set of allowable microoperations provided by the organization of the computer
- Control signals that initiate the sequence of microoperations

For any function of the computer, a sequence of microoperations is used to describe it


- ----> Register transfer language
 - A symbolic language
 - A convenient tool for describing the internal organization of digital computers
 - Can also be used to facilitate the design process of digital systems.


REGISTER TRANSFER

Designation of a register - a register

- portion of a register
- a bit of a register

Common ways of drawing the block diagram of a register





Representation of a transfer(parallel)

R2 ← R1

A simultaneous transfer of all bits from the source to the destination register, during one clock pulse

Representation of a controlled(conditional) transfer

P: R2 ← R1

A binary condition(p=1) which determines when the transfer is to occur

If (p=1) then $(R2 \leftarrow R1)$


HARDWARE IMPLEMENTATION OF CONTROLLED TRANSFERS

Implementation of controlled transfer

P: R2 ← R1

Block diagram

Timing diagram



Basic Symbols for Register Transfers


Symbols	Description	Meaning
Capital letters and numerals	Denotes a register	MAR, R2
Parentheses ()	Denotes a part of a register	R2(0-7), R2(L)
Arrow ←	Denotes transfer of information	R2 ← R1
Colon :	Denotes termination of control function	P:
Comma ,	Separates two micro-operations	$A \leftarrow B, B \leftarrow A$

BUS AND MEMORY TRANSFER


Bus is a path(of a group of wires) over which information is transferred, from any of several sources to any of several destinations.

From a register to bus: BUS <- A or A <- BUS

S ₁	S ₀	Register selected
0	0	Α
0	1	В
1	0	С
1	1	D



MEMORY TRANSFERS



Memory *read* micro-op: DR ← M

Memory *write* micro-op: M ← DR

 $(DR \leftarrow M[AR])$ $(M[AR] \leftarrow DR)$

Summary of Register Transfer Microoperations

A← B	Transfer content of reg. B into reg. A
A ← constant	Transfer a binary constant into reg. A
ABUS ← R1,	Transfer content of R1 into bus A and, at the same time,
R2 ← ABUS	transfer content of bus A into R2
AR	Address register
DR	Data register
M[R]	Memory word specified by reg. R
M	Equivalent to M[AR]
$DR \leftarrow M$	Memory <i>read</i> operation: transfers content of
	memory word specified by AR into DR
	Memory write operation: transfers content of
$M \leftarrow DR$	DR into memory word specified by AR

Computer Organization

ARITHMETIC MICROOPERATIONS


Four types of microoperations

- Register transfer microoperations
- Arithmetic microoperations
- Logic microoperations
- Shift microoperations

* Summary of Arithmetic Micro-Operations


R3← R1 + R2 R3← R1 - R2	Contents of R1 plus R2 transferred to R3 Contents of R1 minus R2 transferred to R3				
R2 ← R2'	Complement the contents of R2				
R2 ← R2'+ 1	2's complement the contents of R2 (negate)				
R3 ← R1 + R2'+1	subtraction				
R1 ← R1 + 1	Increment				
R1 ← R1 - 1	Decrement				

BINARY ADDER



Computer Organization

ARITHMETIC CIRCUIT



S 1	S0	Cin	Υ	Output	Microoperation
0	0	0	В	D = A + B	Add
0	0	1	В	D = A + B + 1	Add with carry
0	1	0	B'	D = A + B'	Subtract with borrow
0	1	1	B'	D = A + B' + 1	Subtract
1	0	0	0	D = A	Transfer A
1	0	1	0	D = A + 1	Increment A
1	1	0	1	D = A - 1	Decrement A
1	1	1	1	D = A	Transfer A

Computer Organization

LOGIC MICROOPERATIONS

Specify binary operations on the strings of bits in registers.

- useful for bit manipulations on binary data

AND: Mask out certain group of bits OR: Merge binary or character data

- useful for making logical decisions based on the bit value

Applications


Manipulating individual bits or a field(portion) of a word in a register

LIST OF LOGIC MICROOPERATIONS

- List of Logic Micro-Operations
 - 16 different logic operations with 2 binary vars.
 - n binary vars -> 2 2 n functions
- Truth tables for 16 functions of 2 variables and the corresponding 16 logic micro-operations

х у	0 0 1 1 0 1 0 1	Boolean Function	Micro- Operations	Name
	0000	F0 = 0	F <- 0	Clear
	0001	F1 = xy	F <- A ∧ B	AND
	0010	F2 = xy'	F <- A ∧ B'	
	0011	F3 = x	F <- A	Transfer A
	0100	F4 = x'y	F <- A'∧ B	
	0101	F5 = y	F<- B	Transfer B
	0110	F6 = x ⊕ y	F <- A ⊕ B	Exclusive-OR
	0111	F7 = x + y	F <- A ∨ B	OR
	1000	F8 = (x + y)'	F <- (A ∨ B)'	NOR
	1001	F9 = (x ⊕ y)'	F <- (A⊕ B)'	Exclusive-NOR
	1010	F10 = y'	F <- B'	Complement B
	1011	F11 = x + y'	F <- A ∨ B	
	1100	F12 = x'	F <- A'	Complement A
	1101	F13 = x' + y	F <- A'∨ B	
	1110	F14 = (xy)'	F <- (A∧B)'	NAND
	1111	F15 = 1	F<- all1's	Set to all 1's

HARDWARE IMPLEMENTATION OF LOGIC MICROOPERATIONS



Function table

S 1	S0	Output	μ-operation
0	0	$F = A \wedge B$	AND
0	1	$F = A \vee B$	OR
1	0	$F = A \oplus B$	XOR
1	1	F = A'	Complement

SHIFT MICROOPERATIONS


Shifts

- Logical shift: shift in a 0 into the extreme flip-flop
- Circular shift: circulates the bits of the register around the two ends
- Arithmetic shift: shifts a signed number (shift with sign extension)
 Left shift -> multiplied by 2

Right shift -> divided by 2

Arithmetic shifts for signed binary numbers

- Arithmetic shift-right




- Arithmetic shift-left Overflow $V = R_{n-1} \neq R_{n-2}$

Shift Micro-Operations


Symbol	Description
R ← shl R	Shift-left register R
R ← shr R	Shift-right register R
R ← cil R	Circular shift-left register R
R ← cir R	Circular right-shift register R
R ← ashl R	Arithmetic shift-left register R
R ← ashr R	Arithmetic shift-right register R

HARDWARE IMPLEMENTATION OF SHIFT MICROOPERATIONS



Function table						
Select	Output					
S	H ₀	H_1	H ₂	<i>H</i> ₃		
0	I_R	<i>A</i> ₀	A_1	A2		
1	A_1	A ₂	A_3	I _L		

ARITHMETIC LOGIC SHIFT UNIT



S 3	S2	S1	S0	Cin	Operation	Function
0	0	0	0	0	F = A	Transfer A
0	0	0	0	1	F = A + 1	Increment A
0	0	0	1	0	F = A +B	Addition
0	0	0	1	1	F = A + B +1	Add with carry
0	0	1	0	0	F = A + B'	Subtract with borrow
0	0	1	0	1	F = A + B' + 1	Subtraction
0	0	1	1	0	F = A - 1	Decrement A
0	0	1	1	1	F = A	TransferA
0	1	0	0	X	F = A ∧ B	AND
0	1	0	1	X	$F = A \vee B$	OR
0	1	1	0	X	$F = A \oplus B$	XOR
0	1	1	1	X	F = A'	Complement A
1	0	X	Χ	X	F = shr A	Shift right A into F
1	1	X	X	Х	F = shl A	Shift left A into F

BASIC COMPUTER ORGANIZATION AND DESIGN

- Instruction Codes
- Computer Registers
- Computer Instructions
- Timing and Control
- Instruction Cycle
- Memory Reference Instructions
- Input-Output and Interrupt
- Complete Computer Description
- Design of Basic Computer
- Design of Accumulator Logic


INSTRUCTION CODES


• Program:

A set of instructions that specify the *operations*, *operands*, and the *sequence* by which processing has to occur.

• Instruction Code:


A group of bits that tell the computer to *perform a specific* operation






Processor register (Accumulator, AC)

INDIRECT ADDRESS






Effective Address(EFA, EA)

The address, that can be directly used without modification to access an operand for a computation-type instruction, or as the target address for a branch-type instruction

COMPUTER REGISTERS

Registers in the Basic Computer (BC)



List of BC Registers

DR	16	Data Register	Holds memory operand
AR	12	Address Register	Holds address for memory
AC	16	Accumulator	Processor register
IR	16	Instruction Register	Holds instruction code
PC	12	Program Counter	Holds address of instruction
TR	16	Temporary Register	Holds temporary data
INPR	8	Input Register	Holds input character
OUTR	8	Output Register	Holds output character

COMPUTER(BC) INSTRUCTIONS

Basic Computer Instruction code format

Memory-Reference Instructions (OP-code = 000 ~ 110)

Register-Reference Instructions (OP-code = 111, I = 0)

Input-Output Instructions (OP-code =111, I = 1)

BASIC COMPUTER INSTRUCTIONS

	Hex Code			
15 14 12 11 0	Symbol	<i>I</i> = 0	<i>I</i> = 1	Description
I Opcode Address	AND	0xxx	8xxx	AND memory word to AC
	ADD	1xxx	9xxx	Add memory word to AC
(a) Memory – reference instruction (Opcode = 000 through 110)	LDA	2xxx	Axxx	Load AC from memory
	STA	3xxx	Bxxx	Store content of AC into memory
I = 0 for Direct I = 1 for Indirect	BUN	4xxx	Cxxx	Branch unconditionally Branch and save return address
I – I for manect	BSA	5xxx	Dxxx	
	ISZ	6xxx	Exxx	Increment and skip if zero
	CLA	78	00	Clear AC
15 12 11 0	CLE	74		Clear E
0 1 1 1 Register operation	CMA	72	00	Complement AC
(b) Register – reference instruction	CME	7100		Complement E
	CIR	70	80	Circulate right AC and E
(Opcode = 111, I = 0)	CIL	70		Circulate left AC and E
	INC	70		Increment AC
	SPA	70		Skip next instr. if AC is positive
	SNA	70		Skip next instr. if AC is negative
	SZA SZE	70 70	-	Skip next instr. if AC is zero
	HLT	70	_	Skip next instr. if E is zero
	ПСІ	70	U I	Halt computer
15 12 11 0	INP	F8	00	Input character to AC
1 1 1 1 1/0 operation	OUT	F4		Output character from AC
(c) Input – output instruction	SKI	F2	00	Skip on input flag
(-) alpa – output industrial	SKO	F1	00	Skip on output flag
(Opcode = 111, I = 1)	ION	F0	80	Interrupt on
	IOF	F0	40	Interrupt off
		-		

Computer Organization

INSTRUCTION SET COMPLETENESS


A computer should have a set of instructions so that the user can construct machine language programs to evaluate any function that is known to be computable.

Instruction Types

- 1. Functional Instructions
 - 1. Arithmetic, logic, and shift instructions
 - 2. ADD, CMA, INC, CIR, CIL, AND, CLA
- 2. Transfer Instructions
 - 1. Data transfers between the main memory and the processor registers
 - 2. LDA, STA
- 3. Control Instructions
 - 1. Program sequencing and control
 - 2. BUN, BSA, ISZ
- 4. Input/Output Instructions
 - 1. Input and output
 - 2. INP, OUT

TIMING AND CONTROL

Control unit of basic computer




Control unit implementation

Hardwired Implementation Microprogrammed Implementation

TIMING SIGNALS

- Generated by 4-bit sequence counter and 4x16 decoder
- The SC can be incremented or cleared.
- Example: $T_0, T_1, T_2, T_3, T_4, T_0, T_1, \dots$

Assume: At time T_4 , SC is cleared to 0 if decoder output D3 is active.




INSTRUCTION CYCLE


BC Instruction cycle: [Fetch Decode [Indirect] Execute]*

Fetch and Decode

T0: AR \leftarrow PC (S0S1S2=010, T0=1) T1: IR \leftarrow M [AR], PC \leftarrow PC + 1 (S0S1S2=111, T1=1) T2: D0, . . . , D7 \leftarrow Decode IR(12-14), AR \leftarrow IR(0-11), I \leftarrow IR(15)



DETERMINE THE TYPE OF INSTRUCTION



Computer Organization

REGISTER REFERENCE INSTRUCTIONS

Register Reference Instructions are identified when

- $-D_7 = 1, I = 0$
- Register Ref. Instr. is specified in $b_0 \sim b_{11}$ of IR
- Execution starts with timing signal T₃

$$r = D_7 I' T_3 => Register Reference Instruction Bi = IR(i), i=0,1,2,...,11$$

CLA CLE CMA CME CIR CIL INC SPA SNA SZA	r: rB ₁₁ : rB ₁₀ : rB ₉ : rB ₈ : rB ₇ : rB ₆ : rB ₄ : rB ₃ : rB ₂ :	SC \leftarrow 0 AC \leftarrow 0 E \leftarrow 0 AC \leftarrow AC' E \leftarrow E' AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0) AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15) AC \leftarrow AC + 1 if (AC(15) = 0) then (PC \leftarrow PC+1) if (AC(15) = 1) then (PC \leftarrow PC+1)
SNA	rB ₃ :	if (AC(15) = 1) then (PC ← PC+1)
SZE HLT	rB ₂ : rB ₁ : rB ₀ :	if (AC = 0) then (PC ← PC+1) if (E = 0) then (PC ← PC+1) S ← 0 (S is a start-stop flip-flop)

MEMORY REFERENCE INSTRUCTIONS

Symbol	Operation Decoder	Symbolic Description
AND	D_0	$AC \leftarrow AC \land M[AR]$
ADD	D_1	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$
LDA	D_2	AC ← M[AR]
STA	D_3	M[AR] ← AC
BUN	D_4	PC ← AR
BSA	D_{5}^{T}	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
ISZ	D_6	$M[AR] \leftarrow M[AR] + 1$, if $M[AR] + 1 = 0$ then $PC \leftarrow PC+1$

- The effective address of the instruction is in AR and was placed there during timing signal T_2 when I = 0, or during timing signal T_3 when I = 1
 - Memory cycle is assumed to be short enough to complete in a CPU cycle
 - The execution of MR Instruction starts with T₄:

AND to AC

 D_0T_4 : DR \leftarrow M[AR] Read operand D_0T_5 : AC \leftarrow AC \wedge DR, SC \leftarrow 0 AND with AC

ADD to AC

 D_1T_4 : DR \leftarrow M[AR] Read operand D_1T_5 : AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0 Add to AC and store carry in E

MEMORY REFERENCE INSTRUCTIONS

LDA: Load to AC

 D_2T_4 : DR \leftarrow M[AR]

 D_2T_5 : AC \leftarrow DR, SC \leftarrow 0


STA: Store AC

 D_3T_4 : M[AR] \leftarrow AC, SC \leftarrow 0

BUN: Branch Unconditionally

 D_4T_4 : PC \leftarrow AR, SC \leftarrow 0

BSA: Branch and Save Return Address (T4. T5 on next slide)



MEMORY REFERENCE INSTRUCTIONS

BSA:

 D_5T_4 : M[AR] \leftarrow PC, AR \leftarrow AR + 1

 D_5T_5 : PC \leftarrow AR, SC \leftarrow 0


ISZ: Increment and Skip-if-Zero

 D_6T_4 : DR \leftarrow M[AR]

 D_6T_5 : DR \leftarrow DR + 1

 D_6T_6 : M[AR] \leftarrow DR, if (DR = 0) then (PC \leftarrow PC + 1), SC \leftarrow 0

FLOWCHART FOR MEMORY REFERENCE INSTRUCTIONS




INPUT-OUTPUT AND INTERRUPT

A Terminal with a keyboard and a Printer


Input-Output Configuration

INPR Input register - 8 bits
OUTR Output register - 8 bits
FGI Input flag - 1 bit
FGO Output flag - 1 bit
IEN Interrupt enable - 1 bit



- The terminal sends and receives serial information
- The serial info. from the keyboard is shifted into INPR
- The serial info. for the printer is stored in the OUTR
- INPR and OUTR communicate with the terminal serially and with the AC in parallel.
- The flags are needed to synchronize the timing difference between I/O device and the computer

PROGRAM CONTROLLED DATA TRANSFER



INPUT-OUTPUT INSTRUCTIONS

15		12	11	0			
1 1	1	1	I/	0 operation	(Opcode = 111,	<i>I</i> = 1)	
	(c) I	nput	– output i	nstruction			
INP			F800	Input chara	acter to AC		
OUT			F400	Output cha	aracter from AC		
SKI			F200 Skip on input flag				
SKO	KO		F100	F100 Skip on output flag			
ION			F080 Interrupt on				
IOF			P040	Interrupt o			


 $D_7IT_3 = p$ (common to all input-output instructions) = SC <- 0 IR(i) = B_i , B_0 to B_5 is always 0. B_6 to B_{11} specifies the I/O instruction.

$ \begin{array}{ c c c } \hline INP & pB_{11} \colon & AC(0\text{-}7) \leftarrow INPR, FGI \leftarrow 0 \\ OUT & pB_{10} \colon & OUTR \leftarrow AC(0\text{-}7), FGO \leftarrow 0 \\ SKI & pB_9 \colon & if(FGI = 1) then (PC \leftarrow PC + 1) \\ SKO & pB_8 \colon & if(FGO = 1) then (PC \leftarrow PC + 1) \\ ION & pB_7 \colon & IEN \leftarrow 1 \\ IOF & pB_6 \colon & IEN \leftarrow 0 \\ \hline \end{array} $	Input char. to AC Output char. from AC Skip on input flag Skip on output flag Interrupt enable on Interrupt enable off
--	--

INTERRUPT INITIATED INPUT/OUTPUT


- Open communication only when some data has to be passed --> interrupt.
- The I/O interface, instead of the CPU, monitors the I/O device.
- When the interface finds that the I/O device is ready for data transfer, it generates an interrupt request to the CPU
 - Upon detecting an interrupt, the CPU stops momentarily the task it is doing, branches to the service routine to process the data transfer, and then returns to the task it was performing.
- * IEN (Interrupt-enable flip-flop)
 - can be set and cleared by instructions
 - when cleared, the computer cannot be interrupted

FLOWCHART FOR INTERRUPT CYCLE



- The interrupt cycle is a HW implementation of a branch and save return address operation.
- At the beginning of the next instruction cycle, the instruction that is read from memory is in address 1.
- At memory address 1, the programmer must store a branch instruction that sends the control to an interrupt service routine
 The instruction that returns the control to the original
- The instruction that returns the control to the origina program is "indirect BUN 0"

REGISTER TRANSFER OPERATIONS IN INTERRUPT CYCLE



Register Transfer Statements for Interrupt Cycle
- R F/F \leftarrow 1 if IEN (FGI + FGO)T₀'T₁'T₂' $\Leftrightarrow T_0'T_1'T_2' \text{ (IEN)(FGI + FGO): } R \leftarrow 1$

- The fetch and decode phases of the instruction cycle must be modified:Replace T₀, T₁, T₂ with R'T₀, R'T₁, R'T₂
- The interrupt cycle:

 RT_0 : AR \leftarrow 0, TR \leftarrow PC

 RT_1 : M[AR] \leftarrow TR, PC \leftarrow 0

 RT_2 : $PC \leftarrow PC + 1$, $IEN \leftarrow 0$, $R \leftarrow 0$, $SC \leftarrow 0$

Page 159

Table 5-6

Instruction

COMPLETE COMPUTER DESCRIPTION

Microoperations

Fetch R'T0: AR <- PC

R'T1: $IR \leftarrow M[AR], PC \leftarrow PC + 1$

Decode R'T2: D0, ..., D7 <- Decode IR(12 ~ 14),

 $AR \leftarrow IR(0 \sim 11), I \leftarrow IR(15)$

Indirect D7'IT3: AR <- M[AR]

Interrupt

T0'T1'T2'(IEN)(FGI + FGO): R <- 1

RT0: AR <- 0, TR <- PC

RT1: $M[AR] \leftarrow TR, PC \leftarrow 0$

RT2: $PC \leftarrow PC + 1$, $IEN \leftarrow 0$, $R \leftarrow 0$, $SC \leftarrow 0$

Memory-Reference

AND D0T4: $DR \leftarrow M[AR]$

D0T5: AC <- AC & DR, SC <- 0

ADD D1T4: $DR \leftarrow M[AR]$

D1T5: AC <- AC + DR, E <- Cout, SC <- 0

LDA D2T4: DR <- M[AR]

D2T5: AC <- DR, SC <- 0

STA D3T4: M[AR] <- AC, SC <- 0 BUN D4T4: PC <- AR, SC <- 0

BSA D5T4: M[AR] <- PC, AR <- AR + 1

D5T5: PC <- AR, SC <- 0

ISZ D6T4: DR \leftarrow M[AR]

D6T5: DR <- DR + 1

D6T6: $M[AR] \leftarrow DR$, if (DR=0) then $(PC \leftarrow PC + 1)$,

SC <- 0

COMPLETE COMPUTER DESCRIPTION

Microoperations

```
Register-Reference
                  D7I'T3 = r
                                 (Common to all register-reference instr)
                  IR(i) = Bi
                                 (i = 0,1,2,...,11)
                                 SC <- 0
                       r:
                  rB11:
                                 AC <- 0
  CLA
  CLE
                  rB10:
                                 E <- 0
  CMA
                   rB9:
                                 AC <- AC'
  CME
                   rB8:
                                 E <- E'
  CIR
                   rB7:
                                 AC \leftarrow Shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)
  CIL
                   rB6:
                                 AC \leftarrow ShI AC, AC(0) \leftarrow E, E \leftarrow AC(15)
  INC
                   rB5:
                                 AC \leftarrow AC + 1
  SPA
                   rB4:
                                 If(AC(15) = 0) then (PC <- PC + 1)
  SNA
                   rB3:
                                 If(AC(15) = 1) then (PC <- PC + 1)
                                 If(AC = 0) then (PC \leftarrow PC + 1)
  SZA
                   rB2:
  SZE
                   rB1:
                                 If(E=0) then (PC <- PC + 1)
  HLT
                   rB0:
                                 S < 0
Input-Output
                  D7IT3 = p
                                 (Common to all input-output instructions)
                  IR(i) = Bi
                                 (i = 6,7,8,9,10,11)
                                 SC <- 0
                       p:
  INP
                  pB11:
                                 AC(0-7) <- INPR, FGI <- 0
  OUT
                                 OUTR <- AC(0-7), FGO <- 0
                  pB10:
  SKI
                   pB9:
                                 If(FGI=1) then (PC \leftarrow PC + 1)
  SKO
                   pB8:
                                 If(FGO=1) then (PC <- PC + 1)
                                 IEN <- 1
  ION
                   pB7:
  IOF
                   pB6:
                                 IEN <- 0
```

DESIGN OF BASIC COMPUTER(BC)

Hardware Components of BC

A memory unit: 4096 x 16.

Registers:

AR, PC, DR, AC, IR, TR, OUTR, INPR, and SC

Flip-Flops(Status):

I, S, E, R, IEN, FGI, and FGO

Decoders: a 3x8 Opcode decoder

a 4x16 timing decoder

Common bus: 16 bits

Control logic gates:

Adder and Logic circuit: Connected to AC

Control Logic Gates

- Input Controls of the nine registers
- Read and Write Controls of memory
- Set, Clear, or Complement Controls of the flip-flops
- S2, S1, S0 Controls to select a register for the bus
- AC, and Adder and Logic circuit

CONTROL OF REGISTERS AND MEMORY


Address Register; AR

Scan all of the register transfer statements that change the content of AR:

R'T₀: $AR \leftarrow PC$ LD(AR)R'T₂: $AR \leftarrow IR(0-11)$ LD(AR)D'₇IT₃: $AR \leftarrow M[AR]$ LD(AR)RT₀: $AR \leftarrow 0$ CLR(AR)D₅T₄: $AR \leftarrow AR + 1$ INR(AR)

LD(AR) = R'T₀ + R'T₂ + D'₇IT₃ CLR(AR) = RT₀ INR(AR) = D₅T₄

Figure 5-16 Control gates associated with AR.



CONTROL OF FLAGS


IEN: Interrupt Enable Flag

pB7: IEN \leftarrow 1 (I/O Instruction)

pB6: IEN ← 0 (I/O Instruction)

 RT_2 : IEN \leftarrow 0 (Interrupt)

 $p = D_7IT_3$ (Input/Output Instruction)



J	K	Q(t+1)	
0	0	Q (t)	No change
0	1	0	Clear to 0
1	0	1	Set to 1
1	1	Q' (t)	Complement


J – Sets

K – Clears

00 – Holds


11 – Compliments

CONTROL OF COMMON BUS




x 1	x1 x2 x3 x4 x5 x6 x7							S1	S0	selected register
0	0	0	0	0	0	0	0	0	0	none
1	0	0	0	0	0	0	0	0	1	AR
0	1	0	0	0	0	0	0	1	0	PC
0	0	1	0	0	0	0	0	1	1	DR
0	0	0	1	0	0	0	1	0	0	AC
0	0	0	0	1	0	0	1	0	1	IR
0	0	0	0	0	1	0	1	1	0	TR
0	0	0	0	0	0	1	1	1	1	Memory

For AR



DESIGN OF ACCUMULATOR LOGIC



All the statements that change the content of AC


 D_0T_5 : $AC \leftarrow AC \wedge DR$ D_1T_5 : $AC \leftarrow AC + DR$ D_2T_5 : $AC \leftarrow DR$ pB₁₁: $AC(0-7) \leftarrow INPR$ rB₉: $AC \leftarrow AC'$ $AC \leftarrow \text{shr AC}, AC(15) \leftarrow E$ rB_7 : rB_6 : $AC \leftarrow shl AC, AC(0) \leftarrow E$ $AC \leftarrow 0$ **rB**₁₁: $AC \leftarrow AC + 1$ **rB**₅:

AND with DR
Add with DR
Transfer from DR
Transfer from INPR
Complement
Shift right
Shift left
Clear
Increment

Control Gates on Next Slide

Control of AC Register

Gate structures for controlling the LD, INR, and CLR of AC



Computer Organization

ADDER AND LOGIC CIRCUIT

One stage of Adder and Logic circuit

