

-A decoder decodes $011_2$ to $00010000_1$	=>A decoder decodes $011_2$ to $00010000_1$ => false, It depends on decoding technique
-A multiplexer selects two data points as output	=> A multiplexer selects two data points as output => true
-An input event has a higher priority over an output event when they are checked	multiplexer (or mux) is a device that combines several analog or digital input signals and forwards them into a single output line
-With an adder-subtractor the first carry-in is set to 0 for adding and 1 for subtracting	=>An input event has a higher priority over an output event when they are checked= False
-To subtract 5 from 7, it to add $0111_2$ with $11011_2$	=>With an adder-subtractor the first carry-in is set to 0 for adding and 1 for subtracting => True
-The highest number of T-Cycles is 16 but it is never used	=>To subtract 5 from 7, it to add $0111_2$ with $11011_2$ => false
-The memory addressed by AR directly, not through the bus	=>The highest number of T-Cycles is 16 but it is never used=> true
-A control signal does not need to be defined when it is not involved	=> The memory addressed by AR directly, not through the bus=> true, because Memory takes its address from AR Register
-To write to the memory, the location address is first given through the bus	=>A control signal does not need to be defined when it is not involved=> true
-The BC computer can handle another I/O event while currently servicing one	=>To write to the memory, the location address is first given through the bus=> true
-To encode for the bus control $s_0 = x_1 + x_3 + x_5 + x_7$	=> The BC computer can handle another I/O event while currently servicing one=>true
-A multiplexor selects from k Data points would need $k^2$ select signals	=> To encode for the bus control $s_0 = x_1 + x_3 + x_5 + x_7$ =>false
-The input event is checked first before the output event in the BC	=>A multiplexor selects from k Data points would need $k^2$ select signals=> true => The input event is checked first before the output event in the BC=> true

<p>-In a 5-bit adder/subtractor : the first carry-in is set 0 to do subtraction</p> <p>-To transfer from DR register to AC register, it goes through Adder Logic</p> <p>-To fetch a data, the write signal is needed</p> <p>-The Instructions ISZ requires the largest number of T Cycles.</p> <p>-A decoder decodes a binary input to a unary output.</p> <p>-A multiplexor chooses one of multiple input as its single output.</p> <p>-To program a Verilog code module that performs the boolean function <math>AB+CD</math>, a minimum of 5 logic-gate statements are needed.</p> <p>-If a multiplexor is given k select input signals, it can only select one output from this many input: 2 times k.</p> <p>-When input to a decoder is 1012, then the output would be 00001000.</p>	<p>=&gt;In a 5-bit adder/subtractor : the first carry-in is set 0 to do subtraction=&gt; true</p> <p>=&gt; To transfer from DR register to AC register, it goes through Adder Logic=&gt; true</p> <p>=&gt; To fetch a data, the write signal is needed=&gt; false</p> <p>=&gt;The Instructions ISZ requires the largest number of T Cycles. False</p> <p>=&gt;To transfer from DR register to AC register, it goes through Adder Logic a unary output. False</p> <p>=&gt; A multiplexor chooses one of multiple input as its single output. =&gt; true</p> <p>A multiplexer of <math>2^n</math> inputs has n selected lines, are used to select which one input line to send to the output =&gt;To program a Verilog code module that performs the boolean function <math>AB+CD</math>, a minimum of 5 logic-gate statements are needed.</p> <p>=&gt;If a multiplexor is given k select input signals, it can only select one output from this many input: 2 times k.=&gt; false</p> <p>A multiplexer of <math>2^n</math> inputs has n selected lines =&gt; When input to a decoder is 1012, then the output would be 00001000.=&gt; false</p>
--	--

