A Simple 8-bit CPU Implementation on FPGA

Motivation


- How CPU execute instruction?
- What is micro-instruction?
- Learn FPGA

References

- https://www.youtube.com/user/eaterbc
- Alto: A personal computer (1979 Xerox)

Overall

- 8-bit instruction length
- 2 general registers
- 4 instructions: LDA, ADD, OUT, HLT
- 16 bytes memory space



Bus


- Instruction length: 8 bits
 - [4 bits opcode][4 bits mem operand]

- 8-bits bus transfer both address and data
 - 4 bits address
 - 8 bits data


Register

- MAR: Memory Address Register (4 bits)
- IR: Instruction Register (8 bits)
- General Register A (8 bits)
- General Register B (8 bits)


Memory Address Register




- 74173: 4-bit D-type Register (with 3-state Outputs)
- Control Signals
 - MI (MAR IN)



8-bit Register




Instruction Register




- Input from bus
- Output
 - High 4 bits to control logic
 - Low 4 bits to bus
- Control Signals
 - II (IR IN)
 - IO (IR OUT)

General Register




- Input from bus
- Output to both ALU and bus
- Control Signals
 - AI (A IN)
 - AO (A OUT)
 - o BI (BIN)
 - o BO (B OUT)

Clock Signal



- Square Wave
- This CPU works on rising edge
- Use Cyclone 2 FPGA's internal clock signal (pin17)

4-bit Counter




- Control Signals
 - CE (COUNTER ENABLE)
 - CO (COUNTER OUT)

Memory


- SRAM
- No cache
- Same speed with CPU (1 clock cycle)
- Memory size: 16 byte (4 bits address)

Memory (cont'd)



Quartus ram module

Memory (cont'd)



- Input: address from MAR and data from bus
- Output to bus
- Control Signals
 - RI (RAM IN)
 - RO (RAM OUT)

Use mif to set memory data

Control Logic

- Control Signals
 - HLT MI RI RO IO II AI AO SO SUB BI BO CE CO J OI
- How to use control signals to compose an instruction?
- Example:
 - LDA mem: Load memory into register A
 - LDA 0xE
 - Opcode 0x1 Memory Address 0xE
 - o 0001 1110 (0x1E)

Instruction LDA

LDA instruction takes 4 clock cycle to finish

- 1. CO MI
- 2. ROIICE
- 3. IO MI
- 4. ROAL

Instruction Fetch

Decode

Execute & Writeback

Instruction LDA


- Initial state:
 - a. PC = 0x0000
 - b. Memory

0															
1E	0	0	0	0	0	0	0	0	0	0	0	0	0	0A	0

LDA 0xE


Fetch instruction (Clock cycle 1)

- CO (COUNTER OUT)
 MI (MAR IN)
- PC ---> MAR
- Result:
 - \circ MAR = **0**x**0000**




Fetch instruction (Clock cycle 2)

- RO (RAM OUT)
 II (IR IN)
 CE (COUNTER ENABLE)
- [0x0000] ---> IRPC = PC + 1
- Result:
 - \circ IR = 0x1E
 - \circ PC = 0x1



Decode (Clock cycle 3)

- IO (IR OUT)MI (MAR IN)
- IR[0..3] ---> MAR
- Result:
 - \circ MAR = 0xE






- RO (RAM OUT)AI (A IN)
- [0xE] ---> RegA


0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
1E	0	0	0	0	0	0	0	0	0	0	0	0	0	0A	0

Result:

 \circ RegA = 0x0A



Control Logic (cont'd)



- 4 bits opcode as input
- 6 steps for every instruction
- ROM stores signals for each stage

```
% LDA %

08 : 004004;

09 : 001000;

0A : 001408;


0B : 004800;

0C : 001000;

0D : 001200;


0E : 000000;
```

FPGA




Cyclone II EP2C5
 Mini Dev Board

Display (8 LED lights)



Display (1602A LCD)



```
00
        : 1E; %LDA 0xe%
01
                %DISPLAY CFG%
02
               %LDA 0xf%
03
                %OUT%
04
                %NOP%
05
               %ADD 0xc%
                %OUT%
06
07
                %NOP%
08
               %ADD 0xc%
09
                %0UT%
        : 40;
ØA
        : 30;
                %HLT%
        : F0;
0B
OC.
        : 01;
OD.
ØE.
        : 0F;
0F
        : 41;
```

