

片上集成系统分析与设计 System-on-Chip Design Methodology

集成电路学院

陈黎明

2024年11月



第六章

逻辑综合与时序分析





目 录


- 逻辑综合基本概念
- 2 工艺库
- 3 逻辑综合约束
- 4 逻辑综合命令
- 5 静态时序分析STA





第一节 逻辑综合基本概念

- 逻辑综合: Logic Synthesis
 - 将RTL转换为基于目标工艺的门级网表
 - 同时满足预先设定的约束。
- 输入
 - RTL代码
 - 标准单元库standard cell library
 - 设计约束constraints
- 输出
 - 基于目标工艺库的门级网表netlis
 - 满足性能、功耗和面积约束
- Synopsys DesignCompiler



```
Standard Cell Library


Design Constraints

Synthesis
```

```
module counter ( clk, rstn, load, in, out );
  input [1:0] in;
  output [1:0] out;
  input clk, rstn, load;
  wire N6, N7, n5, n6, n7, n8;

FFPQ1 out_reg_1 (.D(N7),.CK(clk),.Q(out[1]));
  FFPQ1 out_reg_0 (.D(N6),.CK(clk),.Q(out[0]));
  NAN2D1 U8 (.A1(out[0]),.A2(n5),.Z(n8));
  NAN2D1 U9 (.A1(n5),.A2(n7),.Z(n6));
  INVD1 U10 (.A(load),.Z(n5));
  OA211D1 U11 (.A1(in[0]),.A2(n5),.B(rstn),.C(n8),.Z(N6));
  OA211D1 U12 (.A1(in[1]),.A2(out[0]),.Z(n7));
  EXNOR2D1 U13 (.A1(out[1]),.A2(out[0]),.Z(n7));
endmodule
```

为什么要逻辑综合?



- 基于目标工艺的netlist和Layout
- 由EDA完成逻辑综合,省时省力,保证不出错
- RTL设计时不关心目标工艺,移植性强
- 比人工做,结果更优化,尤其设计空间巨大时
- 小规模电路,人工做也许更好

为什么要逻辑综合?

逻辑综合的目标

■ Minimize area

■ In terms of literal count, cell count, register count, etc.

■ Minimize power

■ In terms of switching activity in individual gates, deactivated circuit blocks, etc.

Maximize performance

 In terms of maximal clock frequency of synchronous systems, throughput for asynchronous systems

Any combination of the above

- Combined with different weights
- Formulated as a constraint problem
 - Minimize area for a clock speed > 300MHz

More global objectives


- Feedback from layout
 - Actual physical sizes, delays, placement and routing

逻辑综合Strategy: Top-dwon

- The top-level design and all its sub design are compiled together
- Advantages:
 - Only top level constraints are needed
 - Better results due to optimization across entire design
- Disadvantages
 - Long compile times
 - Incremental changes to the sub-blocks require complete resynthesis
 - Tool limit for handle "large" design

逻辑综合Strategy: Bottom-up


- The individual sub designs are compiled separately
 - You may need to do Time-budgeting at top level to get constraint file for each sub design
- Starting from the bottom of the hierarchy and proceeding up through the levels of the hierarchy until the top-level design is compiled
- Advantages
 - Easier to manage the design because of individual scripts
 - Good quality results in general because of flexibility in targeting and optimizing individual blocks
- Disadvantages
 - Tedious to update and maintain multiple scripts
 - Critical paths seen at the top level may not be critical at lower level



逻辑综合优化设计

- Architectural optimization
 - e.g. Selecting DesignWare implementations
- Logic-Level optimization
 - Structuring -- for reduced design area
 - Flattening -- for speed optimization
- Gate-Level optimization
 - Mapping
 - Delay optimization
 - Design rule fixing
 - Area optimization
- Timing correction is most effective with placement information
 - E.g., Physical synthesis

逻辑综合流程Flow



第二节 工艺库

Libraries for Setup

Target_library

■ The technology libraries which contain standard cells that Design Compiler maps to during optimization

Link_library

All technology libraries which contain hardmacros, standard cells that
 Design Compiler uses to resolve cell references

Synthetic_library

■ A DesignWare library is a collection of reusable circuit-design building blocks (component). Technology independent.

Symbol_library

■ Symbol libraries contain definitions of the graphic symbols that represent library cells in the design schematics.



Using Search Path

```
    Multiple db paths searching

            set search_path [list path_a \ path_b \ path_c ]

    With multiple db link library

            set link_library [list * \ link_a.db \ link_b.db \ link_c.db ]
```

w

标准单元库Standard cells library


- The library definition stage tells the synthesizer where to look for leaf cells for binding and the target library for technology mapping.
 - We can provide a list of paths to search for libraries in

■ And we have to provide the name of a specific library, usually characterized for a single corner:

■ We also need to provide .lib files for IPs, such as memory macros, I/Os, and others.

```
set ADDITIONAL_LINK_LIB_FILES "

RA1SHD8192X64_slow_syn.db \
RA1SHD8192X32_slow_syn.db
";
```





Standard cell例子

```
`timescale 1ns/1ps
`celldefine
module NAND2X4MTH (Y, A, B);
output Y;
input A, B;

nand (Y, A, B);

specify
if (B==1'b1)
(A => Y) = (`ARM_PROP_DELAY,`ARM_PROP_DELAY);
if (A==1'b1)
(B => Y) = (`ARM_PROP_DELAY,`ARM_PROP_DELAY);
endspecify
endmodule // NAND2X4MTH
```

power model (.lib)

verilog model (.v)




Timing model (.lib)

Layout


How to calculate the gate delay?


- How do we know the delay through a gate in a logic path?
 - Running SPICE is way too complex.
 - Instead, create a timing model that will simplify the calculation.
- Goal
 - For every timing arc, calculate:
 - Propagation Delay (tpd)
 - Output transition (trise, tfall)
 - Based on:
 - Input net transition (trise, tfall)
 - Output Load Capacitance (Cload)




How to calculate the gate delay?

- Non-Linear Delay Model (NLDM)
 - Driver model:
 - Ramp voltage source
 - Fixed drive resistance
 - Receiver model:
 - Min/max rise/fall input caps
 - Very fast
 - Doesn't model cap variation during transition.
 - Loses accuracy beyond 130nm







Cell Delay (ns)


```
lu_table_template(delay_template_5x5) {
  variable_1 : input_net_transition;
  variable_2 : total_output_net_capacitance;
  index_1 ("1000.0, 1001.0, 1002.0, 1003.0, 1004.0");
  index_2 ("1000.0, 1001.0, 1002.0, 1003.0, 1004.0");
}
```

м


library一般有哪些cell

- Inverters and Buffer Cells of various strengths
- Cells with basic logic functions


AND	NAND	AND_OR
■ OR	NOR	OR_AND
XOR	XNOR	MUX



- Various input configurations of each
 - Two, three or four input cells
 - Example: NAND2, NAND3 and NAND4 cells




- Drive strengths of one, two and four
- Example: NAND2X1, NAND2X2 and NAND2X4
- Inverted and non-inverted output versions




M

library一般有哪些cell

- Latches with various combinations of:
 - Output drive strengths 1, 2 or 4
 - Active High or Low Enable
 - Q and / or QB outputs
 - Clear or no Clear
 - Preset or no Preset



- D-Flip-Flops with various combinations of:
 - Output drive strengths 1, 2 or 4
 - Rising Edge
 - Clear or no Clear
 - Preset or no Preset
 - Scan Logic or no Scan Logic




Multiple Drive Strengths and VTs


Multiple Drive Strength

- Each cell will have various sized output stages
- Larger output stage → better at driving fanouts/loads
- Smaller drive strength \rightarrow less area, leakage, input cap
- Often called X2, X3, or D2, D3, etc

Multiple Threshold (MT-CMOS)

- A single additional mask can provide more or less doping in a transistor channel, shifting the threshold voltage
- Most libraries provide equivalent cells with three or more VTs:
 SVT, HVT, LVT. This enables tradeoff between speed vs. leakage
- All threshold varieties have same footprint and therefore can be swapped without any placement/routing iterations.






w

Clock cells


CLKBUF cell

 provides the logical buffer of a single input (A), with balanced delays for clock signals




CLKINV cell

 provides the logical inversion of a single input (A), with balanced delays for clock signals



CLKMX2 cell

■ The CLKMX2 cell is a non-inverting 2-to-1 multiplexer with balanced delays for clock signals



CLKANAD2

CLKXOR2

Need to know everything?

■ So, what is a cell?

- I guess that the detailed layout is sufficient to know (guess) anything and everything about a standard cell.
- Or it would be easier, if we got the whole Open Access database of the cell...

But do we really need to know everything?

- For example, does logic simulation need to know if your inverter is CMOS or Pseudo-NMOS?
- And does a logic synthesizer need to know what type of transistors you used?

■ No!

- To make life (and calculations) simpler, we will abstract away this info.
- Each tool will get only the data it really needs.

Technology Library Files

- Verilog models (.v)
 - Used for gate level simulation
 - Used for netlist generation of design
- Timing and power Information (.lib)
 - Allows synthesis tool to do timing optimization
- Layout Information (.LEF .GDSII)
 - Allows synthesis tool to do area optimization
 - Also used for place & route tool
- Transistor Information (.CDL)
 - Spice/Spectre netlist for LVS, transistor-level simulation
- Documentation and Datasheets




Figure 66-2 Functional Schematic

		Table 66-2 Cell Size
Cell	Height (µm)	Width (µm)
NAND2X1MTH	2.87	1.64
NAND2X2MTH	2.87	1.64
NAND2X3MTH	2.87	2.46

	Table 66-1 Function Table		
А	В	Υ	
0	х	1	
х	0	1	
1	1	0	

Table 66-5 Power - tt_typical_max_1p20v_25c, 25.0°C, VNW 1.2V, VDD 1.2V, VSS 0V, VPW 0V

Path Condition	Condition	Power Level	Power (μW/MHz)		
	Condition		X1M	X2M	хзм
$A \rightarrow Y$	В	n/a	0.002499790	0.003708175	0.004894670
$B \rightarrow Y$	A	n/a	0.003052903	0.004668434	0.006346265

Table 66-4 Delay - tt_typical_max_1p20v_25c, 25.0°C, VNW 1.2V, VDD 1.2V, VSS 0V, VPW 0V

Description Cor	Condition	Intrinsic Delay (ns)			
	Condition	X1M	X2M	хзм	X4M
$A \rightarrow Y \uparrow$	В	0.027148	0.028417	0.025229	0.025332
$A \to Y \downarrow$	В	0.029729	0.024451	0.025222	0.022006
$B \rightarrow Y \uparrow$	A	0.033363	0.036105	0.033125	0.034492
$\mathrm{B} \to \mathrm{Y} \downarrow$	A	0.033858	0.028220	0.030308	0.027023

SMIC 130nm Technology Library

SMIC LOGIC013 1.2 Volt SC7 Ultra High Density Base HVT Standard Cell Library

```
sc7 logic013 base hvt ff typical min 1p32v 0c.lib
                   sc7 logic013 base hvt ff typical min 1p32v 85c.lib
                   sc7 logic013 base hvt ff typical min 1p32v m40c.lib
                   sc7 logic013 base hvt ss typical max 0p72v 125c.lib
                   sc7 logic013 base hvt ss typical max 0p72v m40c.lib
cdl
db
                   sc7 logic013 base hvt ss typical max 0p90v 125c.lib
                   sc7 logic013 base hvt ss typical max 0p90v m40c.lib
doc
                   sc7_logic013_base_hvt_ss_typical_max_1p08v_125c.lib
gds2
lef
                   📰 sc7 logic013 base hvt tt typical max 1p20v 25c.lib
  lib
                  library(sc7 logic013 base hvt ss typical max 1p08v 125c) {
milkyway
                    nom_process : 1 ;
oa
                    nom temperature : 125 ;
                    nom_voltage : 1.08 ;
sdb
slib
                    lu_table_template(tmg_ntin_oload_7x7) {
                     variable_1 : input_net_transition ;
tetramax
                     variable 2 : total output net capacitance ;
                     index_1("1, 2, 3, 4, 5, 6, 7");
veriloa
                     index 2("1, 2, 3, 4, 5, 6, 7");
  volcano
```

```
pin(Y) {
 direction : output ;
 function : "(!A)" ;
  max capacitance : 1.37997 ;
  max transition : 3.22 ;
  min capacitance : 0.0001;
  output voltage : default ;
  related ground pin : VSS ;
  related power pin : VDD ;
  power down function : "!VDD + VSS" ;
   related pin : "A" ;
   timing sense : negative unate ;
   timing type : combinational ;
   cell fall(tmg ntin oload 7x7) {
      index 1("0.00798, 0.0657587, 0.268575, 0.655881, 1.25928, \
              2.10593, 3.22");
      index 2("0.0001, 0.0249215, 0.11205, 0.278435, 0.537655, \
              0.90137, 1.37997");
      values("0.0170721, 0.0317859, 0.0821555, 0.178041, 0.32753, 0.537185, 0.812992",\
             "0.0347173, 0.0537646, 0.104679, 0.20077, 0.350319, 0.559796, 0.835919",\
             "0.060298, 0.101539, 0.18069, 0.280643, 0.430275, 0.640067, 0.916022", \
             "0.0804321, 0.147875, 0.27594, 0.421854, 0.583278, 0.792984, 1.06913",
             "0.091911, 0.188333, 0.371295, 0.577381, 0.797069, 1.03049, 1.30739",
             "0.093878, 0.220015, 0.462598, 0.734747, 1.0224, 1.3234, 1.63818",\
             "0.0854083, 0.241359, 0.546688, 0.890597, 1.2517, 1.62716, 2.01639");
```




Read Design

- analyze -format verilog \${RTL_SOURCE_VERILOG}
- analyze -format VHDL \${RTL_SOURCE_VHDL}
- elaborate \${DESIGN_NAME}
- check out the warning and error information

```
set RTL_SOURCE_VHDL "
../pre_sim/rtl/i2s/i2s_codec.vhd \
../pre_sim/rtl/i2s/rx_i2s_top.vhd \
../pre_sim/rtl/i2s/tx_i2s_top.vhd \
```

```
set RTL_SOURCE_VERILOG

../pre_sim/rt1/e203/soc/full_chip.v \
../pre_sim/rt1/e203/core/e203_biu.v \
../pre_sim/rt1/e203/core/e203_clk_ctrl.v \
../pre_sim/rt1/e203/core/e203_clkgate.v \
../pre_sim/rt1/e203/core/e203_core.v \
../pre_sim/rt1/e203/core/e203_cpu_top.v \
```






第三节 逻辑综合约束

面积Area约束

- set_max_area value
- To set max are to be 0
 - run-time is not a concern
 - Performing area optimization only after timing optimization halt



M

Design Rule Constraints

- You can set specific design rules that should be met, for example:
 - ☐ Maximum transition through a net

```
set_max_transition $MAX_TRAN_IN_NS
```

☐ Maximum Capacitive load of a net

```
set_max_capacitance $MAX_CAP_IN_PF
```

☐ Maximum fanout of a gate


```
set_max_fanout $MAX_FANOUT
```



设计约束

Design Objects:

- Design: A circuit description that performs one or more logical functions (i.e Verilog module).
- Cell: An instantiation of a design within another design (i.e Verilog instance).
- **Reference:** The original design that a cell "points to" (i.e Verilog sub-module)
- Port: The input, output or inout port of a Design.
- Pin: The input, output or inout pin of a Cell in the Design.
- Net: The wire that connects Ports to Pins and/or Pins to each other.
- Clock: Port of a Design or Pin of a Cell explicitly defined as a clock source.



设计约束

- useful commands
- "get" commands:
 - [get ports string] returns all ports that match string.
 - [get_pins string] returns all cell/macro pins that match string.
 - [get_nets string] returns all nets that match string.
 - get clocks, get cells, get designs...

"all" commands:

- [all_inputs] returns all the primary inputs (ports) of the block.
- [all_outputs] returns all the primary outputs (ports) of the block.
- [all_registers] returns all the registers in the block.
- all_clocks, all_registers, all_dont_touch...



时序约束——Clock定义

- 时钟定义Clock Definitions
 - Where does the clock come from? (i.e., input port, or PLL, etc.)
 - What is the clock period? (=operating frequency)
 - What is the duty-cycle of the clock?

```
create_clock -period 20 -name my_clock [get_ports clk]

Period = 20 ns
```

- Can there be more than one clock in a design?
 - Yes, but be careful about clock domain crossings!
 - If a clock is produced by a clock divider, define a "generated clock":

```
create_generated_clock -name gen_clock \
    -source [get_ports clk] -divide_by 2 [get_pins FF1/Q]
```

.

时序约束——Clock定义

• 逻辑综合期间,假设时钟是理想的ideal,驱动能力无穷大

```
set_ideal_network [get_ports clk]
```

• 为了模拟真实时钟,设置transition:

```
set_clock_transition 0.2 [get_clocks my_clock]
```

• 还会增加一些uncertainty,即jitter或skew

```
set_clock_uncertainty 0.2 [get_clocks my_clock]
```

• 后端布局布线后,做STA,要设置为真实的时钟网络


```
set_propagated_clock [get_clocks my_clock]
```

r,

时序约束——Clock定义


• 设置时钟网络延时

set_clock_latency -source -max 3 [get_clock CLK] set_clock_latency -network -max 1 [get_clock CLK]




时序约束——Clock定义


• 例子



时序约束——I/O

- Now that the clock is defined, reg2reg paths are constrained.
- However, what about in2reg, reg2out, and in2out paths?
 - First, what clock toggles an I/O port?
 - And what about the time needed outside the chip?
- Define I/O constraints:
 - Input and output delays model the length of the path outside the block






w

时序约束——I/O

- Input Delay An input delay is the specification of an arrival time at input port relative to a clock edge.
- Output delay An output delay represents an external timing path from an output port to a register



M

设计环境Design Environment

Need to take into account


- Input drivers/transition times
- Output loading
- PVT corners
- Parasitic RCs

.

设计环境Design Environment

■ Input Transition

```
[get_ports clk]
                        CLK
create clock
               -name
                               -period 2
set_input_delay -max
                       0.6
                               -clock CLK
                                               [get_ports A]
                       0.8
set_output_delay -max
                               -clock CLK
                                               [get_ports A]
set_input_transition
                       0.12
                               [get_ports A]
```




r,

设计环境Design Environment


Capacitive load value of the output port B is 30fF

```
create_clock -name CLK -period 2 [get_ports clk]
set_input_delay -max 0.6 -clock CLK [get_ports A]
set_output_delay -max 0.8 -clock CLK [get_ports A]
set_load [expr 30/1000] [get_ports B]
```

When no exact value provided



Use load of lib/cell/pin as load estimated value



set_load [expr [load_of my_lib/INVX1/A]*3] [get_ports B]

ĸ,

设计环境Design Environment


- **PVT corners:** Represented in technology libraries with different cases
 - Process
 - Temperature
 - Voltage
- Always in three cases: Best/fast, Worst/slow, Typical
- Set by target/link library definition and operation condition
 - Written in .synopsys_dc.setup file
 - Since always only one operation condition in one technology library, no need to set operation condition




Timing Exceptions

■ False Path

■ A false path is the path which is never sensitized/cared due to the logic configuration, expected data sequence, or operating mode.






set_false_path -from [get_clocks CLKA] -to [get_clocks CLKB]

M

Timing Exceptions

Multi-cycle Path

 A multi-cycle path is A path designed to take more than one clock cycle from launch to capture






第四节 逻辑综合命令

High Map Effort

- Applies maximum optimization effort during gate-level optimization
- Invokes Critical Path Resynthesis as needed

compile -map_effort high





Incremental Mapping

- An incremental compile (-incremental_mapping compile option) allows you to incrementally improve your design by experimenting with different approaches.
- An incremental compile performs only gate-level optimization and does not perform logic-level optimization. The resulting design's performance is the same or better than the original design's.

compile -map_effort high -incremental_mapping



Others

```
set_fix_multiple_port_nets -all -buffer_constants
remove_unconnected_ports [get_cells -hierarchical]
set power_driven_clock_gating true
compile -map_effort high -incremental_mapping -gate_clock
```

M

Report Timing/Area/Power...

```
• report timing
         [-to to list]
         [-from from list]
         [-through through list]
         [-path short | full | full | clock | only | end]
         [-delay min | min_rise | min_fall | max | max_rise | max_fall]
         [-nworst paths per endpoint]
         [-max paths max path count]
         [-input pins]
         [-nets]
```

- report_area
- report_power




Writing Results

write -f verilog -hierarchy -output \${DESIGN_NAME}_mapped.v write_sdc -nosplit /\${DESIGN_NAME}_mapped.sdc

第五节 静态时序分析

同步设计Synchronous Design


- The majority of digital designs are Synchronous and constructed with Sequential Elements.
 - Synchronous design eliminates races
 - Pipelining increases throughput.
- We will assume that all sequentials are Edge-Triggered, using D-Flip Flops as registers.
- D-Flip Flops have three critical timing parameters:
 - tcq clock to output: propagation delay
 - *tsetup* setup time: the time the data needs to arrive before the clock
 - *thold* hold time: the time data has to be stable after clock






Timing Parameters- tcq

- tcq is the time from the clock edge until the data appears at the output.
- The *tcq* for rising and falling outputs is different.








Timing Parameters- tsetup


 tsetup - Setup time is the time the data has to arrive before the clock to ensure correct sampling





Timing Parameters- thold

 thold - Hold time is the time the data has to be stable after the clock to ensure correct sampling.



M


Timing Constraints

- There are two main problems that can arise in synchronous logic:
 - Max Delay: The data doesn't have enough time to pass from one register to the next before the next clock edge.
 - Min Delay: The data path is so short that it passes through several registers during the same clock cycle.
- Max delay violations are a result of a slow data path, including the registers' tsetup, therefore it is often called the "Setup" path.
- Min delay violations are a result of a short data path, causing the data to change before the thold has passed, therefore it is often called the "Hold" path.




Setup Constraint

- Let's see what makes up our clock cycle:
 - After the clock rises, it takes tcq for the data to propagate to point A.
 - Then the data goes through the delay of the logic to get to point B.
 - The data has to arrive at point B, tsetup before the next clock.
- In general, our timing path is a race:
 - Between the Data Arrival, starting with the launching clock edge.
 - And the Data Capture, one clock period later



.

Setup Constraint




$$T > tcq + tlogic + tsetup$$

Adding in clock skew and other guardbands:


M

Hold Constraint

- Hold problems occur due to the logic changing before thold has passed.
- This is not a function of cycle time it is relative to a single clock edge!
- Let's see how this can happen:
 - The clock rises and the data at A changes after tcq.
 - The data at B changes tpd(logic) later.
 - Since the data at B had to stay stable for thold after the clock (for the second register), the change at B has to be at least thold after the clock edge.



Hold Constraint




Adding in clock skew and other guardbands:

1


Timing Paths

- Four categories of timing paths
 - Register to Register (reg2reg)
 - Register to Output (reg2out)
 - Input to Register (in2reg)
 - Input to Output (in2out)



STA


- Arrival Time at a node (AT): the longest path from the source to the node.
- Required Arrival Time at node (RAT): the latest time the signal is allowed to leave the node to make it to the sink in time.
- Slack is defined as: Slack = RAT AT







Recovery, Removal and MPW

- Recovery Check
 - □ The minimum time that an asynchronous control input pin must be stable after being deasserted and before the next clock transition (active-edge)
- Removal Check
 - The minimum time that an asynchronous control input pin must be stable before being deasserted and after the previous clock transition (active edge)
- Minimum Clock Pulse Width (MPW)
 - ☐ The amount of time after the rising/falling edge of a clock that the clock signal must remain stable.







10


Checking your design

- report_analysis_coverage
 - checks that you have fully constrained your design
- check_timing
 - performs a variety of consistency and completeness checks on the timing constraints specified for a design.

Type of Check	Total	Met	Violated	Untested
setup	11694	11673 (100%)	0 (0%)	21 (0%)
hold	11680	11047 (95%)	612 (5%)	21 (0%)
recovery	9113	9111 (100%)	0 (0%)	2 (0%)
removal	9113	9111 (100%)	0 (0%)	2 (0%)
min_period	75	75 (100%)	0 (0%)	0 (0%)
min_pulse_width	28348	28343 (100%)	0 (0%)	5 (0%)
<pre>clock_gating_setup</pre>	591	297 (50%)	0 (0%)	294 (50%)
<pre>clock_gating_hold</pre>	591	297 (50%)	0 (0%)	294 (50%)
out_setup	9	9 (100%)	0 (0%)	0 (0%)
out_hold	9	9 (100%)	0 (0%)	0 (0%)
All Checks	71223	69972 (98%)	612 (1%)	639 (1%)

Report Timing

most often used command: report_timing



Report Timing-Setup

Report : timing


-path full_clock_expanded

-delay max
-max_paths 1
-transition_time
-capacitance

Design : full_chip Version: 0-2018.06-SP1

Date : Wed Jun 14 09:15:30 2023

header



A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss_typical_max_1p08v_125c Library: sc7_logic013_base_hvt_ss_typical_max_1p08v_125c Wire Load Mode: top

Startpoint: u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg_4_ (rising edge-triggered flip-flop clocked by hfextclk)

Endpoint: u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg_7_ (rising edge-triggered flip-flop clocked by hfextclk)

Path Group: hfextclk Path Type: max

slack (MET)

Des/Clust/Port Wire Load Model Library

full_chip Small sc7_logic013_base_hvt_ss_typical_max_1p08v_125c

0.06 1.15 1.51 7.51 r u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_ifu/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout[4] (sirv_gnrl_dfflr_DW16_0) 0.00 7.51 r

u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_o_ir[4] (e203_ifu_ifetch) 0.00 7.51 r

 $u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/ifu_o_ir[4] \ (e203_ifu) \\ 0.00 \qquad 7.51 \ r$

-

u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_ezus_cpu_top/u_ezus_cpu/u_ezus_core/u_ezus_ifu_ifetch/pc_dfflr/qout_r_reg_7_/D (DFFRQX2MTH)

data arrival time 0.24 0.00 102.45 r

 clock hfextclk (rise edge)
 100.00
 100.00

 clock network delay (ideal)
 6.00
 106.00

 clock uncertainty
 -0.50
 105.50

 100.00
 -0.50
 105.50

u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_core/u_e203_ifu/u_e203_ifu/u_e203_ifu/ifetch/pc_dfflr/qout_r_reg_7_/CK (DFFRQX2MTH)


2.70

| 105.50 r | 105.50 r | 105.50 r | 105.50 r | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 105.15 | 10


Capture Path

Launch Path

Report Timing-Header



Report Timing-Launch Path



Report Timing-Launch Clock

```
Des/Clust/Port
                                    Wire Load Model
                                                                             Library
 full chip
                                                                             sc7 logic013 base hvt ss typical max 1p08v 125c
                                    Small
 Point
                                                                                                                                                 Path
                                                                                         Cap
                                                                                                        Trans
                                                                                                                            Incr
 clock hfextclk (rise edge)
                                                                                                                                                 0.00
                                                                                                                            0.00
 clock network delay (ideal)
                                                                                                                                                 6.00
 u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg_4_/CK (DFFRQX1MTH)
 u e203 soc top/u e203 subsys top/u e203 subsys main/u e203 cpu top/u e203 cpu/u e203 core/u e203 ifu/u e203 ifu ifetch/ifu lo ir dfflr/gout r reg 4 /0 (DFFRQX1MTH) <-
                                                                                                                                                 7.51 r
 u e203 soc top/u e203 subsys top/u e203 subsys main/u e203 cpu top/u e203 cpu/u e203 core/u e203 ifu/u e203 ifu ifetch/ifu lo ir dfflr/gout[4] (sirv gnrl dfflr DW16 0)
 u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_o_ir[4] (e203_ifu_ifetch)
 u e203 soc top/u e203 subsys top/u e203 subsys main/u e203 cpu top/u e203 cpu/u e203 core/u e203 ifu/ifu o ir[4] (e203 ifu)
                                                                                                                                                 7.51 r
 \verb"u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203
                                                                                                                                                                        Launch clock
                                                                                                                                                 7.51 r

    clock group: hfextclk


    clock network delay: defined by designer

    launch the startpoint flip-flop's CK pin

u e203 soc top/u e203 subsys top/u e203 subsys main/u e203 cpu top/u e203 cpu/u e203 core/u e203 ifu/u e203 ifu ifetch/pc dfflr/lden (sirv gnrl dfflr DW32 15)
                                                                                                                                                   100.29 r
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/U16/Y (CLKBUFX2MTH)
                                                                                                              0.26
                                                                                                                                                   100.70 r
u e203 soc top/u e203 subsys top/u e203 subsys main/u e203 cpu top/u e203 cpu/u e203 core/u e203 ifu/u e203 ifu ifetch/pc dfflr/U13/Y (CLKBUFX1MTH)
                                                                                                              0.60
u e203 soc top/u e203 subsys top/u e203 subsys main/u e203 cpu top/u e203 cpu/u e203 core/u e203 ifu/u e203 ifu ifetch/pc dfflr/U8/Y (CLKBUFX1MTH)
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu_u_e203_ifu_ifetch/pc_dfflr/U31/Y (AND2X1MTH)
u e203 soc top/u e203 subsys top/u e203 subsys main/u e203 cpu top/u e203 cpu/u e203 core/u e203 ifu/u e203 ifu ifetch/pc dfflr/qout r reg 7 /D (DFFRQX2MTH)
                                                                                                                                                   102.45 r
data arrival time
                                                                                                                                                   102.45
```

Endpoint data pin

Report Timing-Capture Clock



eport Timing-Hold

Report : timing -path full clock expanded -delay min header -max paths 1 -transition time -capacitance Design : full chip Version: 0-2018.06-SP1 Date : Wed Jun 14 13:48:44 2023 # A fanout number of 1000 was used for high fanout net computations. Operating Conditions: ss_typical_max_1p08v_125c Library: sc7_logic013_base_hvt_ss_typical_max_1p08v_125c Wire Load Model Mode: top Startpoint: u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg_4_ (rising edge-triggered flip-flop clocked by hfextclk) Endpoint: u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_cre/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg_7_ (rising edge-triggered flip-flop clocked by hfextclk) Path Group: hfextclk Path Type: min Des/Clust/Port Wire Load Model Library

full_chip sc7_logic013_base_hvt_ss_typical_max_1p08v_125c

Point Trans Path Cap Incr clock hfextclk (rise edge) 0.00 clock network delay (ideal) u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu_u_e203_cre/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg_4_/CK (DFFRQX1MTH) 0.00 1.00 6.00 r u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg_4_/Q (DFFRQX1MTH) <-1.15 7.51 r

Launch Path

u e203 soc top/u e203 subsys top/u e203 subsys main/u e203 cpu top/u e203 cpu/u e203 core/u e203 ifu/u e203 ifu ifetch/pc dfflr/dnxt[7] (sirv gnrl dfflr DW32 15) $u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_ifu/u_e203_ifu/u_e203_ifu/u_e203_ifu/u_e203_subsys_main/u_e203_cpu/u_e203_cpu/u_e203_ifu/u_e203_ifu/u_e203_ifu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_cpu/u_e203_ifu/u_e203_cpu/u_e$ 14.47 r $u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_cpu/u_e203_ifu/u_e203_ifu/u_e203_ifu/put_r_reg_7_/D (DFFRQX2MTH)$ 0.00 14.47 r data arrival time 14.47

clock hfextclk (rise edge) 0.00 0.00 clock network delay (ideal) 6.00 6.00 0.50 6.50 u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_ifu/u_e203_ifu/u_e203_ifu/ifetch/pc_dfflr/qout_r_reg_7_/CK (DFFRQX2MTH) 0.00 6.50 r library hold time -0.20 6.30 data required time 6.30 data required time 6.30 data arrival time -14.47 slack (MET) 8.17

Capture Path

Report Timing-Launch/Capture clk clock group: hfextclk clock network delay: defined by designer launch the startpoint flip-flop's CK pin Point Trans Path 0.00 clock hfextclk (rise edge) 9.99 clock network delay (ideal) 6.00 6.00 u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg_4_/CK (DFFRQX1MTH) u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_cre/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg_4_/Q (DFFRQX1MTH) <-1.51 u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout[4] (sirv_gnrl_dfflr_DW16_0) u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_o_ir[4] (e203_ifu_ifetch) Reach the endpoint from fastest way capture clock the same clock group u e203 soc top/u e203 subsys u e203 core/u e203 ifu/pipe flush pc[7] (e203 ifu) but the **SAME** clock rise edge u e203 soc top/u e203 subsys independent of clock period! u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pipe_flush_pc[7] (e203_ifu_ifet<mark>/</mark>ch) .50 r u e203 soc top/u e203 subsys e203 cpu/u e203 core/u e203 ifu/u e203 ifu ifetch/U199/Y (OAI2BB1XLMTH) جوجية 14.07 r u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_maix//u_e203_cpu_top/u_e203_cpu/u_e203_croe/u_e203_ifu_ifetch/pc_dfflr/dnxt[7] (sirv_gnr)/_dfflr_DW32_15) u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_cpu/u_e203_ifu/u_e203_ifu ifetch/pc dfflr/U31/Y (AND2X1MTM) u e203 soc top/u e203 subsys top/u e203 subsys main/u e203 cpu top/u e203 cpu/u e203 core/u e203 ifu/u e203 ifu ifetch/pc dfflr. qout r reg 7 /D (DFFRQX2MTH) 0.00 14.47 r data arrival time 14.47 uncertainty is positive, clock hfextclk (rise edge) 0.00 0.00 unlike max path clock network delay (ideal) clock uncertainty 6 50 u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg_7_/CK (DFFRQX2MTH) 6.50 r hold time defined library hold time -0.20 6.30 data required time 6.30 bv .lib data required time 6.30 data arrival time 14.47 Data required time vs slack (MET) 8.17 Data arrival time slack = Data required time - Data arrival time

if slack >0. MET

м

Report Timing-option

- To debug timing, we would like more information, just use options
 - -capacitance: display net capacitance for each net or driving pin
 - -transition_time: display net transition time for each driving pin
 - -nets: include nets in combinational path
 - -path_type: full, end, only, short, start, full_clock, full_clock_expanded
 - -variation: show the mean and variation value of cell and net delays
- By default, report_timing shows you the most critical path, use options to analyze a specific path or set of paths
 - -from/-to: select a startpoint/endpoint (pins, ports, nets or clocks)
 - -through: select a <through_list> in path (pins, ports, nets or clocks)
 - -delay_type: analyze <delay_type> path (max/min, maxmin_rise/fall)
 - -nworst: number of paths per endpoint, default is 1
 - -greater_path: display paths with length greater than this value

Report Timing-option

```
report timing
        [-to <to list>]
                                        (to pins, ports, nets or clocks)
        [-rise to <rise to list>]
                                        (to pins, ports, nets or clocks)
        [-fall to <fall to list>]
                                        (to pins, ports, nets or clocks)
        [-from <from list>]
                                        (from pins, ports, nets or clocks)
        [-rise from <rise from list>]
                                        (from pins, ports, nets or clocks with rise sense)
        [-fall from <fall from list>]
                                        (from pins, ports, nets or clocks with fall sense)
        [-exclude <exclude list>]
                                        (exclude pins, ports, nets or cells)
        [-rise exclude <rise exclude list>]
                                                (exclude pins, ports, nets or cells with rise sense)
        [-fall exclude <fall exclude list>]
                                                 (exclude pins, ports, nets or cells with fall sense)
        [-through <through list>]
                                        (through pins, ports, nets or clocks)
        [-rise through <rise through list>]
                                                (to pins, ports, nets or clocks)
        [-fall through <fall through list>]
                                                (to pins, ports, nets or clocks)
        [-path type <path type>](path type: Values: full, end, only, short, start, full clock, full clock expanded)
        [-delay type <delay type>](delay type: Values: max, max rise, max fall, min, min rise, min fall)
        [-nworst <paths per endpoint>] (number of paths per endpoint, default is 1)
        [-max paths <max path count>]
                                        (maximum number of paths per path group)
                               (include input pins in combinational path)
        [-input pins]
                               (include nets in combinational path)
        [-nets]
        [-transition time]
                               (display net transition time for each driving pin)
        [-crosstalk delta]
                               (display delta delay for each input pin)
        [-capacitance]
                               (display net capacitance for each ne or driving pin)
        [-effective capacitance](display net capacitance for each net or driving pin that is calculated with Ceff)
                               (show the mean and variation value of cell and net delays)
        [-variation]
        [-lesser path <max path delay>]
                                                 (display paths with length less than this value: Value >= 0)
        [-greater path <min path delay>]
                                                 (display paths with length greater than this value: Value >= 0)
        [-slack lesser than <max slack>]
                                                 (display paths with slack less than this value)
        [-slack greater than <min slack>]
                                                 (display paths with slack greater than this value)
        [-loops]
                                                 (report timing loops)
        [-enable preset clear arcs]
                                                 (enable async arcs for this report)
```

.