Triton Join Code

For PCI-e

Github repo: https://github.com/hvdrk/Triton

Guide: https://github.com/hvdrk/Triton/asdfn

radix-join/src/execution_methods/gpu_triton_join.rs

Only for DistributedNumaMem!!


```
#[derive(Clone, Debug, PartialEq)]
pub enum MemType {
   /// System memory allocated with Rust's global allocator
   /// Aligned system memory allocated with Rust's global allocator
   /// Alignment is specified in bytes.
   AlignedSysMem { align_bytes: usize },
   /// NUMA memory allocated on the specified NUMA node and with the specified page type
   NumaMem { node: u16, page_type: PageType },
   /// NUMA memory allocated on the specified NUMA node and pinned with CUDA
    NumaPinnedMem { node: u16, page_type: PageType },
    /// NUMA memory distributed in proportion to a ratio over multiple NUMA nodes
    DistributedNumaMem {
       nodes: Box<[NodeRatio]>,
       page_type: PageType,
    /// NUMA memory distributed over multiple NUMA nodes using a length per node
   DistributedNumaMemWithLen {
       nodes: Box<[NodeLen]>,
       page_type: PageType,
   /// CUDA pinned memory (using cudaHostAlloc())
   CudaPinnedMem,
   /// CUDA unified memory
   CudaUniMem,
   /// CUDA device memory
    CudaDevMem,
```

Numa-gpu/src/runtime/allocator.rs

MemType::DistributedNumaMem

```
DistributedNumaMem {
    nodes: Box<[NodeRatio]>,
    page_type: PageType,
    },
```

Numa-gpu/src/runtime/allocator.rs



fn alloc_distributed_numa

```
/// Allocates memory on multiple, specified NUMA nodes.
fn alloc_distributed_numa<T: DeviceCopy>(
    len: usize,
    nodes: Box<[NodeRatio]>,
    page_type: PageType,
    ) -> DerefMem<T> {
    DerefMem::DistributedNumaMem(DistributedNumaMemory::new_with_ratio(len, nodes, page_type))
}
```

Numa-gpu/src/runtime/allocator.rs

Memory::DerefMem

Numa-gpu/src/runtime/memory.rs

Numa::DistributedNumaMemory<T>

```
#[derive(Debug)]

pub struct DistributedNumaMemory<T> {
   ptr: *mut T,
   len: usize,
   node_ratios: Box<[NodeRatio]>,
   page_type: PageType,
   is_memory_locked: bool,
   is_page_locked: bool,
}
```

1. Allocate memory in VA by mmap()

void *mmap(void *addr, size_t length, int prot, int flags, int fd, off_t offset);

prot: protect. Read or write

flags: mapping method. MAP_ANONYMOS: not mapped with any file

hugetlb_flag: pagetype

fd: file descripter

offset: starting point in file mapping

```
et hugetlb_flags = match page_type {
   PageType::Huge2MB => libc::MAP_HUGETLB | libc::MAP_HUGE_2MB,
   PageType::Huge16MB => libc::MAP_HUGETLB | libc::MAP_HUGE_16MB,
   PageType::Huge1GB => libc::MAP_HUGETLB | libc::MAP_HUGE_1GB,
   PageType::Huge16GB => libc::MAP_HUGETLB | libc::MAP_HUGE_16GB,
   PageType::Default | PageType::Small | PageType::TransparentHuge => 0,
;
```



ptr

impl<T> DistributedNumaMemory<T> fn new_with_pages

- 2. Set page by madvise()
- int madvise(void *addr, size_t length, int advice); advice: memory policy



ptr

impl<T> DistributedNumaMemory<T> fn new_with_pages

```
let advice = match page_type {
    PageType::Small => Some(libc::MADV_NOHUGEPAGE),
    PageType::Default
    | PageType::Huge2MB
    | PageType::Huge16MB
    | PageType::Huge16GB => None,
};

if let Some(advice_flag) = advice {
    unsafe {
        if madvise(ptr, size, advice_flag) == -1 {
            let err = IoError::last_os_error();
            std::result::Result::Err::<((), _>(err).expect("Failed to madvise memory");
        }
}
```

3. Binding memory with each Numa node by mbind()

 int mbind(void *start, unsigned long len, int mode, const unsigned long *nodemask, unsigned long maxnode, unsigned int flags);

mode: memory policy. BIND->allocate

nodemask: node bitmask. Ex) 101 -> bind node 0,2

In code, ptr ~ ptr+slice -> cache node -> device numa mem

ptr +slice ~ -> spill node -> host numa mem

Bind with node255 Bind with node0 at iter 0 (device) at iter 1 (host)

ptr

impl<T> DistributedNumaMemory<T> fn new_with_pages

PCI-e

Problem

- In PCI-e, device memory doesn't be catched as Numa node.
 - -> but DistributedNumaMemory need two Numa node.

One for device, the other for host

PCI-e

radix-join/src/execution_methods/gpu_triton_join.rs

```
pub relation: Mem<T>,
   pub offsets: Mem<u64>,
   chunks: u32,
   radix_bits: u32,
impl<T: DeviceCopy> PartitionedRelation<T> {
   pub fn new(
       len: usize,
       histogram_algorithm_type: HistogramAlgorithmType,
       radix bits: u32,
       max_chunks: u32,
       partition_alloc_fn: MemAllocFn<T>,
       offsets_alloc_fn: MemAllocFn<u64>,
       let chunks: u32 = match histogram_algorithm_type {
          HistogramAlgorithmType::Chunked => max_chunks,
          HistogramAlgorithmType::Contiguous => 1,
       let padding_len = padding_len::<T>();
       let num_partitions = fanout(radix_bits) as usize;
       let relation_len = len + (num_partitions * chunks as usize) * padding_len as usize;
       let relation = partition_alloc_fn(relation_len);
       let offsets = offsets_alloc_fn(num_partitions * chunks as usize);
          offsets,
           chunks,
           radix_bits,
```

sql-ops/src/partition/partitioned relation.rs

```
radix_prnr.partition(
RadixPass::First,
data.build_relation_key.as_launchable_slice(),
data.build_relation_payload.as_launchable_slice()

&mut inner_rel_partition_offsets,
&mut inner_rel_partitions,
&stream,

%**Tream**

**Tream**

**Tream**
```

```
#[derive(Debug)]

pub struct GpuRadixPartitioner {
    radix_bits: RadixBits,
    prefix_sum_algorithm: GpuHistogramAlgorithm,
    partition_algorithm: GpuRadixPartitionAlgorithm,
    prefix_sum_state: PrefixSumState,
    partition_state: RadixPartitionState,
    grid_size: GridSize,
    block_size: BlockSize,
    rp_block_size: BlockSize,
    dmem_buffer_bytes: usize,
}
```

```
pub fn partition<T: DeviceCopy + GpuRadixPartitionable>(
    &mut self,
    pass: RadixPass,
    partition_attr: LaunchableSlice<'_, T>,
    payload_attr: LaunchableSlice<'_, T>,
    partition_offsets: &mut PartitionOffsets<Tuple<T, T>>,
    partitioned_relation: &mut PartitionedRelation<Tuple<T, T>>,
    stream: &Stream,
) -> Result<()> {
    T::partition_impl(
        self,
        pass,
        partition_attr,
        payload_attr,
        partition_offsets,
        partitioned_relation,
        stream,
```

```
let mut radix_prnr = GpuRadixPartitioner::new(
    histogram_algorithm_fst.gpu_or_else(|cpu_algo| cpu_algo.into()),
    partition_algorithm_fst,
    radix_bits.clone(),
    grid_size,
    block_size,
    dmem_buffer_bytes,
)?;
radix_prnr.preallocate_partition_state::<T>(RadixPass::First)?;
```

Function in sql-ops/cudautils/radix_partition.cu

PCI-e

```
template <typename K, typename V>

device__ void gpu_chunked_sswwc_radix_partition_v2(
RadixPartitionArgs &args, uint32_t shared_mem_bytes) {
```

Sql-ops/cudautils/radix_partition.cu

```
101 ∨ struct RadixPartitionArgs {
       // Inputs
       const void *const __restrict__ join_attr_data;
       const void *const __restrict__ payload_attr_data;
       std::size_t const data_length;
       uint32_t const padding_length;
       uint32_t const radix_bits;
       uint32_t const ignore_bits;
       const unsigned long long *const __restrict__ partition_offsets;
       // State
       uint32_t *const __restrict__ tmp_partition_offsets;
       char *const __restrict__ 12_cache_buffers;
       char *const __restrict__ device_memory_buffers;
       uint64_t const device_memory_buffer_bytes;
       // Outputs
       void *const __restrict__ partitioned_relation;
```

Sql-ops/include/gpu_radix_partition.h

- Just use partitioned_relation in continuous VA
- Except for the NUMA node approach, different buffers can't be mapped into a contiguous VA

Solution

- 1) use UnifiedBuffer
- 2) Adaptive memory management
- 3) use custom Buffer

Change only rust code

Change almost every code

Solution 1. UnifiedBuffer

rustcuda::memory::UnifiedBuffer

- https://bheisler.github.io/RustaCUDA/rustacuda/memory/struct.UnifiedBuffer.html
- Use Nvidia's API cuMemAllocManaged()
- Works well ..., but extremely slow when exceeding device's memory
- Can't map manually, and it is assumed that a page fault occurs with every one access for exceeded

Solution 2. Adaptive memory management

- Use only host memory when exceed device's memory capacity.
- When the data size exceeds the device memory capacity, there is a slowdown
- However, when the data size is sufficiently large, the performance difference becomes negligible.

Solution 3. Custom Buffer

- The method is quite simple, but it remains unimplemented due to the large number of required modifications
- Make new data struct include device buffer and host numa memory
- Use .get(), .set(), ... and adjust for every file include cuda file(.cu), header file(.h), cpp file(.cpp)

Solution 2. Changes

radix-join/Cargo.toml

Add cust = "0.3.2" in [dependencies]

- cust : use CUDA in rust
- For get device's free memory

```
radix-join > 🌼 Cargo.toml
      edition = "2018"
 10
      [dependencies]
 11
      cstr = "0.2.8"
      csv = "~1.1.1"
      hostname = "~0.1.5"
     itertools = "0.9"
     num-rational = "~0.2.0"
     num-traits = "~0.2.0"
     rayon = "~1.2.0"
     rustacuda = { git = "https://github.com/LutzCle/RustaCUDA", branch = "custom_mods_10_2" }
     serde = "~1.0.76"
     serde_derive = "~1.0.76"
     serde_repr = "~0.1"
      structopt = "0.3"
     cust = "0.3.2"
```

radix-join/src/main.rs

Change fn set_partitions_mem

- Triton join arise error when memory type of 1st partitioned_relation is not DistributedNuma
- Change to NumaPinned when PCI-e

fn set_partitions_mem

```
fn set_partitions_mem(
   &mut self,
   cache_location: Option<u16>,
   overflow_location: u16,
) -> Result<()> {
   if self.execution method == ArgExecutionMethod::GpuTritonJoinTwoPass {
       if cache_location != None {
           let cache_location = cache_location.ok_or_else(|| {
               ErrorKind::RuntimeError(
                   "Failed to set the cache NUMA location. Are you using PCI-e?".to_string()
           })?;
           if ArgMemType::DistributedNuma != self.partitions_mem_type {
               self.partitions_mem_type = ArgMemType::DistributedNuma;
               self.partitions_location = vec![cache_location, overflow_location];
               self.partitions_proportions = vec![0, 0];
           } else if self.partitions_location.len() != 2 {
               let e = format!(
                    "Invalid argument: --partitions-location must specify \
                   exactly two locations when combined with --execution-method \
                   GpuTritonJoin\n\
                   The default locations are: --partitions-location {},{}",
                   cache_location, overflow_location
               Err(ErrorKind::InvalidArgument(e))?;
           self.partitions_mem_type = ArgMemType::NumaPinned;
           self.partitions_location = vec![0, 0];
           self.partitions_proportions = vec![0, 0];
   0k(())
```

Add library

- sql_ops::partition::{fanout, HistogramAlgorithmType},
 sql_ops::partition::partitioned_relation::padding_len
 -> compute 1st partitioned_relation's total size
- cust::memory::mem_get_info
 - -> get device's free memory

Change fn gpu_triton_join

Change parameter partitions_mem_type to mut: can be changed after

Set cache_node, spill node to 0(not used) when not
 DistributedNumaMem

```
oub fn gpu_triton_join<T>(
  data: &mut JoinData<T>,
  hashing scheme: HashingScheme,
  histogram_algorithm_fst: DeviceType<CpuHistogramAlgorithm, GpuHistogramAlgorithm>,
  histogram_algorithm_snd: DeviceType<CpuHistogramAlgorithm, GpuHistogramAlgorithm>,
  partition_algorithm_fst: DeviceType<CpuRadixPartitionAlgorithm, GpuRadixPartitionAlgorithm>,
  partition_algorithm_snd: DeviceType<CpuRadixPartitionAlgorithm, GpuRadixPartitionAlgorithm>,
  radix_bits: &RadixBits,
  dmem_buffer_bytes: usize,
  max_partitions_cache_bytes: Option<usize>,
  threads: usize,
  cpu_affinity: CpuAffinity,
  mut partitions_mem_type: MemType,
  stream_state_mem_type: MemType,
  page_type: PageType,
  partition_dim: (&GridSize, &BlockSize),
  join_dim: (&GridSize, &BlockSize),
 -> Result<(i64, RadixJoinPoint)>
```

Change fn gpu_triton_join

 Change offsets_mem_type to NumaPinnedMem when not DistributedNumaMem

: device can't access to NumaMem

Get device's free memory

```
// get device's free memory
let free_mem = if let Ok((free_mem, _)) = mem_get_info() {
    free_mem - GPU_MEM_SLACK_BYTES
} else {
    0
};
```

Change fn gpu_triton_join

Compute 1st partitioned relation's total size

Change partitions_mem_type when device's free
 memory is larger than total relation size

```
// compute 1st partitioned relation's total size
let padding_len = padding_len::<Tuple<T, T>>();
let chunks: u32 = match histogram_algorithm_fst.either(|cpu| cpu.into(), |gpu| gpu.into()) {
    HistogramAlgorithmType::Chunked => max_chunks_1st,
    HistogramAlgorithmType::Contiguous => 1,
};
let num_partitions = fanout(radix_bits.pass_radix_bits(RadixPass::First).unwrap()) as usize;
let inner_relation_len = data.build_relation_key.len() + (num_partitions * chunks as usize) * padding_len as usize;
let inner_relation_size = inner_relation_len * (mem::size_of::<Tuple<T, T>>() as usize);
let outer_relation_size = outer_relation_len * (mem::size_of::<Tuple<T, T>>() as usize);
let outer_relation_size = inner_relation_len * (mem::size_of::<Tuple<T, T>>() as usize);
let total_relation_size = inner_relation_size + outer_relation_size;
```

```
// if device's free memory is larger then total_relation_size, use device's memory
if free_mem > total_relation_size {
   partitions_mem_type = MemType::CudaDevMem;
}
```

Change fn gpu_triton_join

 Revise inner/outer relation allocator to not spill when not DistributedNumaMem

sql-ops/src/

Change private fn to public

Used for compute 1st partitioned relation's total size

```
pub mod cpu_radix_partition;
pub mod gpu_radix_partition;
mod partition_input_chunk;
pub mod partitioned_relation;

pub fn fanout(radix_bits: u32) -> u32 {
    1 << radix_bits
}</pre>
```

sql-ops/src/partitions.rs

```
/// Convert padding bytes into padding length for the type `T`
pub fn padding_len<T: Sized>() -> u32 {
    crate::constants::PADDING_BYTES / mem::size_of::<T>() as u32
}
```

sql-ops/src/partition/partitioned_relation.rs