



CS6107 – COMPUTER ARCHITECTURE

Module – 7 INSTRUCTION LEVEL PARALLELISM

Presented By
Dr. S. Muthurajkumar,
Assistant Professor,
Dept. of CT, MIT Campus,
Anna University, Chennai.

MODULE - 7

- Instruction Level Parallelism
- Pipelining
- Overview of pipelining
- Performance
- Pipeline Hazards
- Pipelined datapath and control
- Handling data hazards and control hazards
- Exceptions
- Introduction to advanced ILP

DYNAMIC SCHEDULING

- Dynamic Scheduling is when the hardware rearranges the order of instruction execution to reduce stalls.

Advantages:

- Dependencies unknown at compile time can be handled by the hardware.
- Code compiled for one type of pipeline can be efficiently run on another.

Disadvantages:

- Hardware much more complex.

HW Schemes: Instruction Parallelism

- Why in HW at run time?
 - Works when can't know real dependence at compile time
 - Compiler simpler
 - Code for one machine runs well on another
- Key Idea: Allow instructions behind stall to proceed.
- Key Idea: Instructions executing in parallel. There are multiple execution units, so use them.

DIVD F0,F2,F4

ADDD F10,F0,F8

SUBD F12,F8,F14

- Enables out-of-order execution => out-of-order completion

HW Schemes: Instruction Parallelism

- Out-of-order execution divides ID stage:
 1. **Issue**—decode instructions, check for structural hazards
 2. **Read operands**—wait until no data hazards, then read operands
- Scoreboards allow instruction to execute whenever 1 & 2 hold, not waiting for prior instructions.
- A scoreboard is a “data structure” that provides the information necessary for all pieces of the processor to work together.
- We will use *In order issue*, out of order execution, out of order commit (also called completion)
- First used in CDC6600. Our example modified here for DLX.
- CDC had 4 FP units, 5 memory reference units, 7 integer units.
- DLX has 2 FP multiply, 1 FP adder, 1 FP divider, 1 integer.

SCOREBOARD IMPLICATIONS

- Out-of-order completion => WAR, WAW hazards?
- Solutions for WAR
 - **Queue both the operation and copies of its operands**
 - **Read registers only during Read Operands stage**
- For WAW, must detect hazard: stall until other completes
- Need to have multiple instructions in execution phase => multiple execution units or pipelined execution units
- Scoreboard keeps track of dependencies, state or operations
- Scoreboard replaces ID, EX, WB with 4 stages

FOUR STAGES OF SCOREBOARD CONTROL

1. Issue —decode instructions & check for structural hazards (ID1)

If a functional unit for the instruction is free and no other active instruction has the same destination register (WAW), the scoreboard issues the instruction to the functional unit and updates its internal data structure.

If a structural or WAW hazard exists, then the instruction issue stalls, and no further instructions will issue until these hazards are cleared.

FOUR STAGES OF SCOREBOARD CONTROL

2. Read operands —wait until no data hazards, then read operands (ID2)

A source operand is available if no earlier issued active instruction is going to write it, or if the register containing the operand is being written by a currently active functional unit.

When the source operands are available, the scoreboard tells the functional unit to proceed to read the operands from the registers and begin execution. The scoreboard resolves RAW hazards dynamically in this step, and instructions may be sent into execution out of order.

FOUR STAGES OF SCOREBOARD CONTROL

3. Execution —operate on operands (EX)

The functional unit begins execution upon receiving operands. When the result is ready, it notifies the scoreboard that it has completed execution.

4. Write result —finish execution (WB)

Once the scoreboard is aware that the functional unit has completed execution, the scoreboard checks for WAR hazards. If none, it writes results. If WAR, then it stalls the instruction.

Example:

DIVD F0,F2,F4

ADDD F10,F0,F8

SUBD F8,F8,F14

Scoreboard would stall SUBD until ADDD reads operands

THREE PARTS OF THE SCOREBOARD

1. **Instruction status**—which of 4 steps the instruction is in
2. **Functional unit status**—Indicates the state of the functional unit (FU). 9 fields for each functional unit

Busy—Indicates whether the unit is busy or not

Op—Operation to perform in the unit (e.g., + or −)

Fi—Destination register

Fj, Fk—Source-register numbers

Qj, Qk—Functional units producing source registers Fj, Fk

Rj, Rk—Flags indicating when Fj, Fk are ready

3. **Register result status**—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions will write that register.

Detailed Scoreboard Pipeline Control

Instruction status	Wait until	Bookkeeping
Issue	Not busy (FU) and not result(D)	$\text{Busy}(\text{FU}) \leftarrow \text{yes}; \text{Op}(\text{FU}) \leftarrow \text{op};$ $\text{Fi}(\text{FU}) \leftarrow \text{'D'}; \text{Fj}(\text{FU}) \leftarrow \text{'S1'};$ $\text{Fk}(\text{FU}) \leftarrow \text{'S2'}; \text{Qj} \leftarrow \text{Result}(\text{'S1'});$ $\text{Qk} \leftarrow \text{Result}(\text{'S2'}); \text{Rj} \leftarrow \text{not Qj};$ $\text{Rk} \leftarrow \text{not Qk}; \text{Result}(\text{'D'}) \leftarrow \text{FU};$
Read operands	Rj and Rk	$\text{Rj} \leftarrow \text{No}; \text{Rk} \leftarrow \text{No}$
Execution complete	Functional unit done	
Write result	$\forall f((\text{Fj}(f) \neq \text{Fi}(\text{FU})$ or $\text{Rj}(f) = \text{No}) \&$ $(\text{Fk}(f) \neq \text{Fi}(\text{FU})$ or $\text{Rk}(f) = \text{No}))$	$\forall f(\text{if } \text{Qj}(f) = \text{FU} \text{ then } \text{Rj}(f) \leftarrow \text{Yes});$ $\forall f(\text{if } \text{Qk}(f) = \text{FU} \text{ then } \text{Rj}(f) \leftarrow \text{Yes});$ $\text{Result}(\text{Fi}(\text{FU})) \leftarrow 0; \text{Busy}(\text{FU}) \leftarrow \text{No}$

SCOREBOARD EXAMPLE

This is the sample code we'll be working with in the example:

LD F6, 34(R2)

LD F2, 45(R3)

MULT F0, F2, F4

SUBD F8, F6, F2

DIVD F10, F0, F6

ADDD F6, F8, F2

Latencies (clock cycles):

LD 1

MULT 10

SUBD 2

DIVD 40

ADDD 2

What are the hazards in this code?

SCOREBOARD EXAMPLE

Instruction status				Read	Execution	Write						
Instruction	<i>j</i>	<i>k</i>	Issue	operand	complete	Result						
LD	F6	34+	R2									
LD	F2	45+	R3									
MULT	F0	F2	F4									
SUBD	F8	F6	F2									
DIVD	F10	F0	F6									
ADDD	F6	F8	F2									
Functional unit status				<i>dest</i>	<i>S1</i>	<i>S2</i>	<i>FU for j</i>	<i>FU for k</i>	<i>Fj?</i>	<i>Fk?</i>		
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>		
	Integer	No										
	Mult1	No										
	Mult2	No										
	Add	No										
	Divide	No										
Register result status												
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
	<i>FU</i>											

SCOREBOARD EXAMPLE CYCLE 2

Instruction status

Instruction	<i>j</i>	<i>k</i>
LD F6	34+	R2
LD F2	45+	R3
MULT F0	F2	F4
SUBD F8	F6	F2
DIVD F10	F0	F6
ADDD F6	F8	F2

Functional unit status

Time Name

Integer
Mult1
Mult2
Add
Divide

Read Executic Write
Issue operand: complet: Result

1	2
---	---

LD #2 can't issue since integer unit is busy.
MULT can't issue because we require in-order issue.

<i>Busy</i>	<i>Op</i>	<i>dest</i> <i>Fi</i>	<i>S1</i> <i>Fj</i>	<i>S2</i> <i>Fk</i>	<i>FU for j</i> <i>Qj</i>	<i>FU for k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
Yes	Load	F6		R2				Yes
No								
No								
No								
No								

Register result status

Clock

2

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
Integer								

SCOREBOARD EXAMPLE CYCLE 3

Instruction status

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Read operand</i>	<i>Executic complete</i>	<i>Write Result</i>
LD	F6	34+	R2	1	2	3
LD	F2	45+	R3			
MULT	F0	F2	F4			
SUBD	F8	F6	F2			
DIVD	F10	F0	F6			
ADDD	F6	F8	F2			

Functional unit status

Time Name

Integer
Mult1
Mult2
Add
Divide

<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU for j Qj</i>	<i>FU for k Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
Yes	Load	F6		R2				Yes
No								
No								
No								
No								

Register result status

Clock

3

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
Integer								

SCOREBOARD EXAMPLE CYCLE 4

Instruction status

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Read operand</i>	<i>Execution complete</i>	<i>Write Result</i>
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3				
MULT F0	F2	F4				
SUBD F8	F6	F2				
DIVD F10	F0	F6				
ADDD F6	F8	F2				

Functional unit status

Time Name

<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU for j Qj</i>	<i>FU for k Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
Yes	Load	F6		R2				Yes
No								
No								
No								
No								

Register result status

Clock

4

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
Integer								

SCOREBOARD EXAMPLE CYCLE 4

Instruction status

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Read operand</i>	<i>Execution complete</i>	<i>Write Result</i>
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3				
MULT F0	F2	F4				
SUBD F8	F6	F2				
DIVD F10	F0	F6				
ADDD F6	F8	F2				

Functional unit status

Time Name

<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU for j Qj</i>	<i>FU for k Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
Yes	Load	F6		R2				Yes
No								
No								
No								
No								

Register result status

Clock

4

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
Integer								

SCOREBOARD EXAMPLE CYCLE 5

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	operand	complete	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3				
MULT	F0	F2	F4				
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Issue LD #2 since integer unit is now free.

Functional unit status

Time Name

Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	FU for <i>j</i> <i>Qj</i>	FU for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
Yes	Load	F6		R2				Yes
No								
No								
No								
No								

Register result status

Clock

4

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
Integer								

SCOREBOARD EXAMPLE CYCLE 6

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	operand	complete	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6		
MULT	F0	F2	F4	6			
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Issue MULT.

Functional unit status

Time Name

Busy	Op	dest <i>Fi</i>	<i>S1</i> <i>Fj</i>	<i>S2</i> <i>Fk</i>	<i>FU for j</i> <i>Qj</i>	<i>FU for k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
Yes	Load	F2		R3				Yes
Yes	Mult	F0	F2	F4	Integer		No	Yes
No								
No								
No								

Register result status

Clock

6

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
Mult1	Integer							

SCOREBOARD EXAMPLE CYCLE 7

Instruction status

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Read operand</i>	<i>Execution complete</i>	<i>Write Result</i>
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	
MULT F0	F2	F4	6			
SUBD F8	F6	F2	7			
DIVD F10	F0	F6				
ADDD F6	F8	F2				

MULT can't read its operands (F2) because LD #2 hasn't finished.

Functional unit status

Time Name

<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU for j Qj</i>	<i>FU for k Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
Yes	Load	F2		R3				Yes
Yes	Mult	F0	F2	F4	Integer		No	Yes
No								
Yes	Sub	F8	F6	F2		Integer	Yes	No
No								

Register result status

Clock

7

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
Mult1	Integer			Add				

SCOREBOARD EXAMPLE CYCLE 8a

Instruction status

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Read operand</i>	<i>Execution complete</i>	<i>Write Result</i>
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	
MULT F0	F2	F4	6			
SUBD F8	F6	F2	7			
DIVD F10	F0	F6	8			
ADDD F6	F8	F2				

DIVD issues.
MULT and SUBD both
waiting for F2.

Functional unit status

Time Name

<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU for j Qj</i>	<i>FU for k Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
Yes	Load	F2		R3				Yes
Yes	Mult	F0	F2	F4	Integer		No	Yes
No								
Yes	Sub	F8	F6	F2		Integer	Yes	No
Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

Clock

8

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
Mult1	Integer			Add	Divide			

SCOREBOARD EXAMPLE CYCLE 8b

Instruction status

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>operand</i>	<i>complete</i>	<i>Result</i>
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULT F0	F2	F4	6			
SUBD F8	F6	F2	7			
DIVD F10	F0	F6	8			
ADDD F6	F8	F2				

LD #2 writes F2.

Functional unit status

Time Name

Integer
Mult1
Mult2
Add
Divide

<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU for j Qj</i>	<i>FU for k Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Sub	F8	F6	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

Clock

8

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
Mult1				Add	Divide			

SCOREBOARD EXAMPLE CYCLE 9

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	operand	complete	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULT	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9		
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

Now MULT and SUBD can both read F2.
How can both instructions do this at the same time??

Functional unit status

Time Name

Integer
10 Mult1
Mult2
2 Add
Divide

Busy	Op	dest <i>Fi</i>	<i>S1</i> <i>Fj</i>	<i>S2</i> <i>Fk</i>	<i>FU for j</i> <i>Qj</i>	<i>FU for k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Sub	F8	F6	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

Clock

9

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
Mult1				Add	Divide			

SCOREBOARD EXAMPLE CYCLE 11

Instruction status

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Read operand</i>	<i>Execution complete</i>	<i>Write Result</i>
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULT F0	F2	F4	6	9		
SUBD F8	F6	F2	7	9	11	
DIVD F10	F0	F6	8			
ADDD F6	F8	F2				

ADDD can't start because add unit is busy.

Functional unit status

Time Name

Integer
8 Mult1
Mult2
0 Add
Divide

<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU for j Qj</i>	<i>FU for k Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Sub	F8	F6	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

Clock

11

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
Mult1				Add	Divide			

SCOREBOARD EXAMPLE CYCLE 12

Instruction status

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>operand</i>	<i>complete</i>	<i>Result</i>
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULT F0	F2	F4	6	9		
SUBD F8	F6	F2	7	9	11	12
DIVD F10	F0	F6	8			
ADDD F6	F8	F2				

SUBD finishes.
DIVD waiting for F0.

Functional unit status

Time Name

Integer
7 Mult1
Mult2
Add
Divide

<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU for j Qj</i>	<i>FU for k Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
No								
Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

Clock

12

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
Mult1								Divide

SCOREBOARD EXAMPLE CYCLE 13

Instruction status

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>operand</i>	<i>complete</i>	<i>Result</i>
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULT F0	F2	F4	6	9		
SUBD F8	F6	F2	7	9	11	12
DIVD F10	F0	F6	8			
ADDD F6	F8	F2	13			

ADDD issues.

Functional unit status

Time Name

Integer
6 Mult1
Mult2
Add
Divide

<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU for j Qj</i>	<i>FU for k Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

Clock

13

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
Mult1			Add		Divide			

SCOREBOARD EXAMPLE CYCLE 14

Instruction status				Read		Executic		Write				
Instruction	<i>j</i>	<i>k</i>		Issue	operand	complete	Result					
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTI	F0	F2	F4	6	9							
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8								
ADDD	F6	F8	F2	13	14							
Functional unit status						<i>dest</i>	<i>S1</i>	<i>S2</i>	<i>FU for j</i>	<i>FU for k</i>	<i>Fj?</i>	<i>Fk?</i>
	<i>Time</i>	<i>Name</i>		<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
		Integer		No								
	5	Mult1		Yes	Mult	F0	F2	F4			Yes	Yes
		Mult2		No								
	2	Add		Yes	Add	F6	F8	F2			Yes	Yes
		Divide		Yes	Div	F10	F0	F6	Mult1		No	Yes
Register result status												
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
14		<i>FU</i>		Mult1			Add		Divide			

SCOREBOARD EXAMPLE CYCLE 16

Instruction status				Read		Executic		Write				
Instruction	<i>j</i>	<i>k</i>		Issue	operand	complete	Result					
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTI	F0	F2	F4	6	9							
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8								
ADDD	F6	F8	F2	13	14	16						
Functional unit status												
	<i>Time</i>	<i>Name</i>		<i>Busy</i>	<i>Op</i>	<i>dest</i> <i>Fi</i>	<i>S1</i> <i>Fj</i>	<i>S2</i> <i>Fk</i>	<i>FU for j</i> <i>Qj</i>	<i>FU for k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
		Integer		No								
	3	Mult1		Yes	Mult	F0	F2	F4			Yes	Yes
		Mult2		No								
	0	Add		Yes	Add	F6	F8	F2			Yes	Yes
		Divide		Yes	Div	F10	F0	F6	Mult1		No	Yes
Register result status												
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
16		<i>FU</i>		Mult1			Add		Divide			

SCOREBOARD EXAMPLE CYCLE 17

Instruction status

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>operand</i>	<i>complete</i>	<i>Result</i>
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULT F0	F2	F4	6	9		
SUBD F8	F6	F2	7	9	11	12
DIVD F10	F0	F6	8			
ADDD F6	F8	F2	13	14	16	

ADDD can't write because of DIVD. RAW!

Functional unit status

Time Name

Integer
2 Mult1
Mult2
Add
Divide

<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU for j Qj</i>	<i>FU for k Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

Clock

17

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
Mult1			Add		Divide			

SCOREBOARD EXAMPLE CYCLE 18

Instruction status

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>operand</i>	<i>complete</i>	<i>Result</i>
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULT F0	F2	F4	6	9		
SUBD F8	F6	F2	7	9	11	12
DIVD F10	F0	F6	8			
ADDD F6	F8	F2	13	14	16	

Nothing Happens!!

Functional unit status

Time Name

Integer
1 Mult1
Mult2
Add
Divide

<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU for j Qj</i>	<i>FU for k Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

Clock

18

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
Mult1			Add		Divide			

SCOREBOARD EXAMPLE CYCLE 19

Instruction status

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>operand</i>	<i>complete</i>	<i>Result</i>
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULT F0	F2	F4	6	9	19	
SUBD F8	F6	F2	7	9	11	12
DIVD F10	F0	F6	8			
ADDD F6	F8	F2	13	14	16	

MULT completes execution.

Functional unit status

Time Name

Integer
0 Mult1
Mult2
Add
Divide

<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU for j Qj</i>	<i>FU for k Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

Clock

19

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
Mult1			Add		Divide			

SCOREBOARD EXAMPLE CYCLE 20

Instruction status

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Read operand</i>	<i>Execution complete</i>	<i>Write Result</i>
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULT F0	F2	F4	6	9	19	20
SUBD F8	F6	F2	7	9	11	12
DIVD F10	F0	F6	8			
ADDD F6	F8	F2	13	14	16	

MULT writes.

Functional unit status

Time Name

Integer
Mult1
Mult2
Add
Divide

<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU for j Qj</i>	<i>FU for k Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
No								
No								
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	F0	F6			Yes	Yes

Register result status

Clock

20

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
			Add		Divide			

SCOREBOARD EXAMPLE CYCLE 21

Instruction status

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>operand</i>	<i>complete</i>	<i>Result</i>
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULT F0	F2	F4	6	9	19	20
SUBD F8	F6	F2	7	9	11	12
DIVD F10	F0	F6	8	21		
ADDD F6	F8	F2	13	14	16	

DIVD loads operands

Functional unit status

Time Name

Integer
Mult1
Mult2
Add
Divide

<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU for j Qj</i>	<i>FU for k Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
No								
No								
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	F0	F6			Yes	Yes

Register result status

Clock

21

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
			Add		Divide			

SCOREBOARD EXAMPLE CYCLE 22

Instruction status

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>operand</i>	<i>complete</i>	<i>Result</i>	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULT	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21		
ADDD	F6	F8	F2	13	14	16	22

Now ADDD can write since WAR removed.

Functional unit status

Time Name

Integer
Mult1
Mult2
Add
40 Divide

<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU for j Qj</i>	<i>FU for k Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
No								
No								
No								
No								
Yes	Div	F10	F0	F6			Yes	Yes

Register result status

Clock

22

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
					Divide			

SCOREBOARD EXAMPLE CYCLE 61

Instruction status

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>operand</i>	<i>complete</i>	<i>Result</i>
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULT F0	F2	F4	6	9	19	20
SUBD F8	F6	F2	7	9	11	12
DIVD F10	F0	F6	8	21	61	
ADDD F6	F8	F2	13	14	16	22

DIVD completes execution

Functional unit status

Time Name

Integer
Mult1
Mult2
Add
0 Divide

<i>Busy</i>	<i>Op</i>	<i>dest</i> <i>Fi</i>	<i>S1</i> <i>Fj</i>	<i>S2</i> <i>Fk</i>	<i>FU for j</i> <i>Qj</i>	<i>FU for k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
No								
No								
No								
No								
Yes	Div	F10	F0	F6			Yes	Yes

Register result status

Clock

61

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
					Divide			

SCOREBOARD EXAMPLE CYCLE 62

Instruction status

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>operand</i>	<i>complete</i>	<i>Result</i>	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTI	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21	61	62
ADDD	F6	F8	F2	13	14	16	22

DONE!!

Functional unit status

Time Name

Integer
Mult1
Mult2
Add
0 Divide

<i>Busy</i>	<i>Op</i>	<i>dest</i>	<i>S1</i>	<i>S2</i>	<i>FU for j</i>	<i>FU for k</i>	<i>Fj?</i>	<i>Fk?</i>
		<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
No								
No								
No								
No								
No								

Register result status

Clock

62

FU

F0 F2 F4 F6 F8 F10 F12 ... F30

REFERENCE

1. David A. Patterson and John L. Hennessy, “Computer Organization and Design: The Hardware/Software Interface”, Fifth Edition, Morgan Kaufmann / Elsevier, 2013.
2. Carl Hamacher, Zvonko Vranesic, Safwat Zaky and Naraig Manjikian, “Computer Organization and Embedded Systems”, Sixth Edition, Tata McGraw Hill, 2012.
3. William Stallings, “Computer Organization and Architecture – Designing for Performance”, Sixth Edition, Pearson Education, 2003.
4. John P. Hayes, “Computer Architecture and Organization”, Third Edition, Tata McGraw Hill, 1998.
5. V.P. Heuring, H.F. Jordan, “Computer Systems Design and Architecture”, Second Edition, Pearson Education, 2004.
6. Behrooz Parhami, “Computer Architecture”, Oxford University Press, 2007.

