#### CS6107 – COMPUTER ARCHITECTURE

# Module – 7 INSTRUCTION LEVEL PARALLELISM

**Presented By** 

Dr. S. Muthurajkumar,

Assistant Professor,

Dept. of CT, MIT Campus,

Anna University, Chennai.

#### MODULE - 7

- Instruction Level Parallelism
- Pipelining
- Overview of pipelining
- Performance
- Pipeline Hazards
- Pipelined datapath and control
- Handling data hazards and control hazards
- Exceptions
- Introduction to advanced ILP

#### DYNAMIC SCHEDULING

 Dynamic Scheduling is when the hardware rearranges the order of instruction execution to reduce stalls.

#### **Advantages:**

- Dependencies unknown at compile time can be handled by the hardware.
- Code compiled for one type of pipeline can be efficiently run on another.

#### **Disadvantages:**

Hardware much more complex.

#### **HW Schemes: Instruction Parallelism**

- Why in HW at run time?
  - Works when can't know real dependence at compile time
  - Compiler simpler
  - Code for one machine runs well on another
- Key Idea: Allow instructions behind stall to proceed.
- Key Idea: Instructions executing in parallel. There are multiple execution units, so use them.

DIVD F0,F2,F4

ADDD F10,F0,F8

SUBD F12,F8,F14

■ Enables out-of-order execution => out-of-order completion

#### **HW Schemes: Instruction Parallelism**

- Out-of-order execution divides ID stage:
  - 1. Issue—decode instructions, check for structural hazards
  - 2. Read operands—wait until no data hazards, then read operands
- Scoreboards allow instruction to execute whenever 1 & 2 hold, not waiting for prior instructions.
- A scoreboard is a "data structure" that provides the information necessary for all pieces of the processor to work together.
- We will use *In order issue*, out of order execution, out of order commit ( also called completion)
- First used in CDC6600. Our example modified here for DLX.
- CDC had 4 FP units, 5 memory reference units, 7 integer units.
- DLX has 2 FP multiply, 1 FP adder, 1 FP divider, 1 integer.

#### SCOREBOARD IMPLICATIONS

- Out-of-order completion => WAR, WAW hazards?
- Solutions for WAR
  - Queue both the operation and copies of its operands
  - Read registers only during Read Operands stage
- For WAW, must detect hazard: stall until other completes
- Need to have multiple instructions in execution phase => multiple execution units or pipelined execution units
- Scoreboard keeps track of dependencies, state or operations
- Scoreboard replaces ID, EX, WB with 4 stages

# FOUR STAGES OF SCOREBOARD CONTROL

#### 1. Issue —decode instructions & check for structural hazards (ID1)

If a functional unit for the instruction is free and no other active instruction has the same destination register (WAW), the scoreboard issues the instruction to the functional unit and updates its internal data structure.

If a structural or WAW hazard exists, then the instruction issue stalls, and no further instructions will issue until these hazards are cleared.

# FOUR STAGES OF SCOREBOARD CONTROL

#### 2. Read operands —wait until no data hazards, then read operands (ID2)

A source operand is available if no earlier issued active instruction is going to write it, or if the register containing the operand is being written by a currently active functional unit.

When the source operands are available, the scoreboard tells the functional unit to proceed to read the operands from the registers and begin execution. The scoreboard resolves RAW hazards dynamically in this step, and instructions may be sent into execution out of order.

# FOUR STAGES OF SCOREBOARD CONTROL

#### 3. Execution —operate on operands (EX)

The functional unit begins execution upon receiving operands. When the result is ready, it notifies the scoreboard that it has completed execution.

#### 4. Write result —finish execution (WB)

Once the scoreboard is aware that the functional unit has completed execution, the scoreboard checks for WAR hazards. If none, it writes results. If WAR, then it stalls the instruction.

#### Example:

DIVD F0,F2,F4 ADDD F10,F0,F8

SUBD **F8**,F8,F14

Scoreboard would stall SUBD until ADDD reads operands

#### THREE PARTS OF THE SCOREBOARD

- 1. Instruction status—which of 4 steps the instruction is in
- 2. Functional unit status—Indicates the state of the functional unit (FU). 9 fields for each functional unit
  - Busy—Indicates whether the unit is busy or not
  - Op—Operation to perform in the unit (e.g., + or –)
  - Fi—Destination register
  - Fj, Fk—Source-register numbers
  - Qj, Qk—Functional units producing source registers Fj, Fk
  - Rj, Rk—Flags indicating when Fj, Fk are ready
- 3. Register result status—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions will write that register.

# **Detailed Scoreboard Pipeline Control**

Instruction status	Wait until	Bookkeeping
Issue	Not busy (FU) and not result(D)	Busy(FU)← yes; Op(FU)← op; Fi(FU)← `D'; Fj(FU)← `S1'; Fk(FU)← `S2'; Qj← Result('S1'); Qk← Result(`S2'); Rj← not Qj; Rk← not Qk; Result('D')← FU;
Read operands	Rj and Rk	Rj← No; Rk← No
Execution complete	Functional unit done	
Write result	∀f((Fj(f)≠Fi(FU) or Rj(f)=No) & (Fk(f)≠Fi(FU) or Rk(f)=No))	∀f(if Qj(f)=FU then Rj(f)← Yes); ∀f(if Qk(f)=FU then Rj(f)← Yes); Result(Fi(FU))←0; Busy(FU)← No

#### SCOREBOARD EXAMPLE

This is the sample code we'll be working with in the example:

LD F6, 34(R2)

LD F2, 45(R3)

MULT F0, F2, F4

SUBD F8, F6, F2

DIVD F10, F0, F6

ADDD F6, F8, F2

What are the hazards in this code?

Latencies (clock cycles):

**LD** 1

MULT 10

SUBD 2

**DIVD** 40

ADDD 2

### **SCOREBOARD EXAMPLE**

Instruction s	<u>tatus</u>			Read	Execut	icWrite					
Instruction	j	K	Issue	operan	c comple	et Result	_				
LD F6	34+	R2									
LD F2	45+	R3									
MULTIF0	F2	F4									
SUBD F8	F6	F2									
DIVD F10	F0	F6									
ADDD F6	F8	F2									
Functional u	ınit sta	<u>itus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	ger	No								
	Mult	1	No								
	Mult	2	No								
	Add		No								
	Divid	е	No								
Register res	<u>ult sta</u>	<u>tus</u>									
Clock			F0	F2	F4	F6	F8	F10	F12		F30
		FU									

Instruction s Instruction LD F6 LD F2	status <i>j</i> 34+ 45+	- <i>k</i> R2 R3	<i>Issue</i>	Read operand 2	Executi d.comple			unit is b	an't issue usy. an't issue in-order	e beca	
MULTI FO	F2	F4									
SUBD F8	F6	F2									
DIVD F10	F0	F6									
ADDD F6	F8	F2									
<u>Functional</u>	unit st	<u>atus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	jer	Yes	Load	F6		R2				Yes
	Mult	1	No								
	Mult2	2	No								
	Add		No								
	Divid	е	No								
Register res	sult sta	<u>atus</u>									
Clock			FO	F2	F4	F6	F8	F10	F12		F30
2		FU				Integ	er				

Instruction	status	_		Read	Execution	c Write	;				
Instruction	j	k	Issue	operand	l complet	t Resu	<u>/</u> t				
LD F6	34+	R2	1	2	3						
LD F2	45+	R3									
MULTIF0	F2	F4									
SUBD F8	F6	F2									
DIVD F10	FO	F6									
ADDD F6	F8	F2									
<u>Functional</u>	<u>unit st</u>	<u>atus</u>	-		dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	e Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	jer	Yes	Load	F6		R2				Yes
	Mult	1	No								
	Mult2	2	No								
	Add		No								
	Divid	е	No								
Register res	sult sta	<u>atus</u>									
Clock			FO	F2	F4	F6	F8	F10	F12		F30
3		FU				Integ	er				

Instruction	status	_		Read	Execution	c Write	<del>)</del>				
Instruction	j	K	Issue	operand	d complet	t Resu	<u>I</u> t				
LD F6	34+	R2	1	2	3	4					
LD F2	45+	R3									
MULTIF0	F2	F4									
SUBD F8	F6	F2									
DIVD F10	F0	F6									
ADDD F6	F8	F2									
<u>Functional</u>	unit st	<u>atus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	e Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	jer	Yes	Load	F6		R2				Yes
	Mult	1	No								
	Mult	2	No								
	Add		No								
	Divid	е	No								
Register re	sult sta	<u>atus</u>	-								
Clock			F0	F2	F4	F6	F8	F10	F12		F30
4		FU				Integ	er				

Instruction	status	_		Read	Execution	. Write	<b>;</b>				
Instruction	j	K	Issue	operand	l complet	Resu	<u>I</u> t				
LD F6	34+	R2	1	2	3	4					
LD F2	45+	R3									
MULTIF0	F2	F4									
SUBD F8	F6	F2									
DIVD F10	F0	F6									
ADDD F6	F8	F2									
<u>Functional</u>	<u>unit st</u>	<u>atus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	e Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	jer	Yes	Load	F6		R2				Yes
	Mult	1	No								
	Mult2	2	No								
	Add		No								
	Divid	е	No								
Register res	sult sta	<u>atus</u>	<u></u>								
Clock			FO	F2	F4	F6	F8	F10	F12		F30
4		FU				Integ	er				

Instruction Instruction	status <i>i</i>	- - <i>k</i>	Issue	Read	Execution    Locomplete						
LD F6	34+	R2	1	2	3	4	٦ .	Issue LD #	#2 since	integer	
LD F2	45+	R3	'	_	O	7	1	unit is nov		meggor	
MULTIF0	F2	F4							1100.		
SUBD F8	F6	F2									
DIVD F10	F0	F6									
ADDD F6	F8	F2									
Functional		- —			dest	S1	S2	Ell for i	FU for k	Ei2	Fk?
	e Nam		Rusy	On	Fi	5 i Fi	5z Fk				r k: Rk
111116	_		Busy	Op		Γ ,		Qj	Qk	Rj	
	Integ		Yes	Load	F6		R2				Yes
	Mult	1	No								
	Mult	2	No								
	Add		No								
	Divid	е	No								
Register res	sult sta	<u>atus</u>	-								
Clock			FO	F2	F4	F6	F8	F10	F12		F30
4		FU				Integ	er				

Instruction :	status <i>i</i>	- - K	Issue	Read operand	Execution    Locomplet						
LD F6	34+	R2	1	2	3	4	]		Issue N	IULT.	
LD F2	45+	R3	5	6							
MULTIF0	F2	F4	6								
SUBD F8	F6	F2									
DIVD F10	FO	F6									
ADDD F6	F8	F2									
<u>Functional</u>	<u>unit st</u>	<u>atus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	ger	Yes	Load	F2		R3				Yes
	Mult	1	Yes	Mult	F0	F2	F4	Integer		No	Yes
	Mult	2	No								
	Add		No								
	Divid	е	No								
Register res	sult sta	<u>atus</u>									
Clock			FO	F2	F4	F6	F8	F10	F12		F30
6		FU	Mult1	Integer							

Instruction	status	_		Read	Execution	Write	<b>)</b>				
Instruction	j	k	Issue	operand	complet	Resu	<u>I</u> t				
LD F6	34+	R2	1	2	3	4		<b>MULT</b> can	't read its	S	
LD F2	45+	R3	5	6	7			operands	(F2) beca	ause L[	)
MULTIF0	F2	F4	6					#2 hasn't	finished.		
SUBD F8	F6	F2	7								
DIVD F10	F0	F6									
ADDD F6	F8	F2									
Functional i	unit st	<u>atus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	jer	Yes	Load	F2		R3				Yes
	Mult	1	Yes	Mult	F0	F2	F4	Integer		No	Yes
	Mult2	2	No								
	Add		Yes	Sub	F8	F6	F2		Integer	Yes	No
	Divid	е	No								
Register res	sult sta	<u>atus</u>									
Clock			FO	F2	F4	F6	F8	F10	F12		F30
7		FU	Mult1	Integer			Add				

Instruction	status			Read	Executi	c Write	<b>,</b>				
Instruction	j	k	Issue	operand	l comple	tı Resu	<u>[</u> t				
LD F6	34+	R2	1	2	3	4		<b>DIVD</b> issu	es.		
LD F2	45+	R3	5	6	7			<b>MULT</b> and	SUBD b	oth	
MULTIF0	F2	F4	6					waiting fo	r F2.		
SUBD F8	F6	F2	7				L				
DIVD F10	F0	F6	8								
ADDD F6	F8	F2									
<u>Functiona</u>	unit st	<u>atus</u>	-		dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Tin	ne Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	ger	Yes	Load	F2		R3				Yes
	Mult	1	Yes	Mult	F0	F2	F4	Integer		No	Yes
	Mult	2	No								
	Add		Yes	Sub	F8	F6	F2		Integer	Yes	No
	Divid	le	Yes	Div	F10	F0	F6	Mult1		No	Yes
Register re	esult st	<u>atus</u>									
Clock			F0	F2	F4	F6	F8	F10	F12		F30
8		FU	Mult1	Integer			Add	Divide			

Instruction	status	_		Read	Execut	ic Write	<b>;</b>				
Instruction	j	K	Issue	operand	dicomple	et Resu	<u>I</u> t				
LD F6	34+	R2	1	2	3	4		LD #2 writ	tes F2.		
LD F2	45+	R3	5	6	7	8					
MULTIF0	F2	F4	6								
SUBD F8	F6	F2	7								
DIVD F10	F0	F6	8								
ADDD F6	F8	F2									
<u>Functional</u>	unit st	<u>atus</u>	-		dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Tim	e Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	ger	No								
	Mult	1	Yes	Mult	F0	F2	F4			Yes	Yes
	Mult	2	No								
	Add		Yes	Sub	F8	F6	F2			Yes	Yes
	Divid	le	Yes	Div	F10	F0	F6	Mult1		No	Yes
Register re	sult st	<u>atus</u>	-								
Clock			F0	F2	F4	F6	F8	F10	F12		F30
8		FU	Mult1				Add	Divide			

Instruction	status	_		Read	Executi	ic Write	<del>)</del>				
Instruction	j	k	Issue	operand	d comple	t Resu	<u>I</u> t				
LD F6	34+	R2	1	2	3	4		<b>Now MUL</b>	T and SU	<b>BD</b> car	1
LD F2	45+	R3	5	6	7	8		both read	F2.		
MULTIF0	F2	F4	6	9				How can I	both inst	ruction	S
SUBD F8	F6	F2	7	9				do this at	the same	e time?	?
DIVD F10	F0	F6	8				_				
ADDD F6	F8	F2									
<u>Functional</u>	<u>unit st</u>	<u>atus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	ger	No								
10	Mult	1	Yes	Mult	F0	F2	F4			Yes	Yes
	Mult	2	No								
2	Add		Yes	Sub	F8	F6	F2			Yes	Yes
	Divid	le	Yes	Div	F10	F0	F6	Mult1		No	Yes
Register res	sult sta	<u>atus</u>									
Clock			F0	F2	F4	F6	F8	F10	F12		F30
9		FU	Mult1				Add	Divide			

Instruction	status	_		Read	Executi	c Write	)				
Instruction	j	k	Issue	operand	d complet	t Resu	<u> </u>				
LD F6	34+	R2	1	2	3	4		<b>ADDD</b> car	i't start b	ecause	
LD F2	45+	R3	5	6	7	8		add unit is	s busy.		
MULTIF0	F2	F4	6	9							
SUBD F8	F6	F2	7	9	11						
DIVD F10	FO	F6	8								
ADDD F6	F8	F2									
<u>Functional</u>	Functional unit status				dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	Time Name		Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	jer	No								
8	Mult	1	Yes	Mult	F0	F2	F4			Yes	Yes
	Mult2	2	No								
0	Add		Yes	Sub	F8	F6	F2			Yes	Yes
	Divid	е	Yes	Div	F10	F0	F6	Mult1		No	Yes
Register res	sult sta	<u>atus</u>									
Clock			F0	F2	F4	F6	F8	F10	F12		F30
11			Mult1				Add	Divide			

Instruction	status	_		Read	Executi	ic Write	)				
Instruction	j	k	Issue	operand	d comple	tı Resu	<u>I</u> t				
LD F6	34+	R2	1	2	3	4		<b>SUBD</b> fini	shes.		
LD F2	45+	R3	5	6	7	8		<b>DIVD</b> wait	ing for F	0.	
MULTIF0	F2	F4	6	9							
SUBD F8	F6	F2	7	9	11	12					
DIVD F10	F0	F6	8								
ADDD F6	F8	F2									
<u>Functional</u>	<u>unit st</u>	<u>atus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	e Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	jer	No								
7	Mult	1	Yes	Mult	F0	F2	F4			Yes	Yes
	Mult2	2	No								
	Add		No								
	Divid	е	Yes	Div	F10	F0	F6	Mult1		No	Yes
Register res	sult sta	<u>atus</u>									
Clock			FO	F2	F4	F6	F8	8 F10	F12		F30
12		FU	Mult1					Divide			

Instruction	status	_		Read	Execut	ic Write	)				
Instruction	j	k	Issue	operand	d comple	et Resu	<u>Į</u> t				
LD F6	34+	R2	1	2	3	4		AD	DD issue	es.	
LD F2	45+	R3	5	6	7	8	L				
MULTIF0	F2	F4	6	9							
SUBD F8	F6	F2	7	9	11	12					
DIVD F10	F0	F6	8								
ADDD F6	F8	F2	13								
<u>Functional</u>	unit st	<u>atus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	e Nam	е	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	ger	No								
6	6 Mult	1	Yes	Mult	F0	F2	F4			Yes	Yes
	Mult	2	No								
	Add		Yes	Add	F6	F8	F2			Yes	Yes
	Divid	le	Yes	Div	F10	F0	F6	Mult1		No	Yes
Register re	sult sta	<u>atus</u>									
Clock			FO	F2	F4	F6	F	3 F10	F12		F30
13		FU	Mult1			Add		Divide		-	

Instruction	status	_		Read	Execut	ic Write	)				
Instruction	j	k	Issue	operand	d.comple	tı Resu	<u>Į</u> t				
LD F6	34+	R2	1	2	3	4					
LD F2	45+	R3	5	6	7	8					
MULTIF0	F2	F4	6	9							
SUBD F8	F6	F2	7	9	11	12					
DIVD F10	F0	F6	8								
ADDD F6	F8	F2	13	14							
<u>Functional</u>	unit st	<u>atus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	e Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	ger	No								
5	5 Mult	1	Yes	Mult	F0	F2	F4			Yes	Yes
	Mult	2	No								
	2 Add		Yes	Add	F6	F8	F2			Yes	Yes
	Divid	le	Yes	Div	F10	F0	F6	Mult1		No	Yes
Register re	sult sta	<u>atus</u>									
Clock			FO	F2	F4	F6	F8	F10	F12		F30
14		FU	Mult1			Add		Divide			

Instruction	status	_		Read	Execut	ic Write	)				
Instruction	j	k	Issue	operand	d.comple	tı Resu	<u>I</u> t				
LD F6	34+	R2	1	2	3	4					
LD F2	45+	R3	5	6	7	8					
MULTIF0	F2	F4	6	9							
SUBD F8	F6	F2	7	9	11	12					
DIVD F10	FO	F6	8								
ADDD F6	F8	F2	13	14	16						
<u>Functional</u>	unit st	<u>atus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	e Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	ger	No								
3	3 Mult	1	Yes	Mult	F0	F2	F4			Yes	Yes
	Mult	2	No								
C	) Add		Yes	Add	F6	F8	F2			Yes	Yes
	Divid	е	Yes	Div	F10	F0	F6	Mult1		No	Yes
Register re	sult sta	<u>atus</u>									
Clock			FO	F2	F4	F6	F8	F10	F12		F30
16		FU	Mult1			Add		Divide			

Instruction	<u>status</u>	_		Read	Executi	ic Write	;				
Instruction	j	K	Issue	operand	d comple	t Resu	<u>I</u> t				
LD F6	34+	R2	1	2	3	4		<b>ADDD</b> car	n't write k	ecause	<b>)</b>
LD F2	45+	R3	5	6	7	8		of DIVD.	RAW!		
MULTIF0	F2	F4	6	9			L				
SUBD F8	F6	F2	7	9	11	12					
DIVD F10	FO	F6	8								
ADDD F6	F8	F2	13	14	16						
<u>Functional</u>	<u>unit st</u>	<u>atus</u>	·		dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	e Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	jer	No								
2	2 Mult	1	Yes	Mult	F0	F2	F4			Yes	Yes
	Mult	2	No								
	Add		Yes	Add	F6	F8	F2			Yes	Yes
	Divid	е	Yes	Div	F10	F0	F6	Mult1		No	Yes
Register res	sult sta	<u>atus</u>									
Clock			F0	F2	F4	F6	F	3 F10	F12		F30
17		FU	Mult1			Add		Divide			

Instruction	n status	<u>S</u>		Read	Execut	ic Write	)				
Instructio	n <i>j</i>	k	Issue	operan	d comple	et Resu	<u>I</u> t				
LD F6	34+	R2	1	2	3	4		Nothi	ng Happo	ens!!	
LD F2	45+	R3	5	6	7	8	L				
MULTIFO	F2	F4	6	9							
SUBD F8	F6	F2	7	9	11	12					
DIVD F1	0 F0	F6	8								
ADDD F6	F8	F2	13	14	16						
<u>Function</u>	al unit s	<u>tatus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Ti	me Nan	ne	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Inte	ger	No								
	1 Mul	t1	Yes	Mult	F0	F2	F4			Yes	Yes
	Mul	t2	No								
	Add		Yes	Add	F6	F8	F2			Yes	Yes
	Divi	de	Yes	Div	F10	F0	F6	Mult1		No	Yes
Register	result s	<u>tatus</u>									
Clock			FO	F2	F4	F6	F	8 F10	F12		F30
18		FU	Mult1			Add		Divide			

Instruction	status	_		Read	Execut	ic Write	<b>)</b>				
Instruction	j	K	Issue	operan	d comple	et Resu	<u> </u>				
LD F6	34+	R2	1	2	3	4	M	ULT com	pletes ex	ecution	າ.
LD F2	45+	R3	5	6	7	8			·		
MULTIF0	F2	F4	6	9	19						
SUBD F8	F6	F2	7	9	11	12					
DIVD F10	FO	F6	8								
ADDD F6	F8	F2	13	14	16						
<u>Functional</u>	<u>unit st</u>	<u>atus</u>	·		dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	e Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	jer	No								
C	) Mult	1	Yes	Mult	F0	F2	F4			Yes	Yes
	Mult	2	No								
	Add		Yes	Add	F6	F8	F2			Yes	Yes
	Divid	е	Yes	Div	F10	F0	F6	Mult1		No	Yes
Register re	sult sta	<u>atus</u>									
Clock			F0	F2	F4	F6	F8	F10	F12		F30
19		FU	Mult1			Add		Divide	_		

Instruction	status	_		Read	Execut	ic Write	<b>,</b>				
Instruction	j	k	Issue	operan	d comple	tı Resu	<u>I</u> t				
LD F6	34+	R2	1	2	3	4		MU	JLT write	s.	
LD F2	45+	R3	5	6	7	8					
MULTIF0	F2	F4	6	9	19	20					
SUBD F8	F6	F2	7	9	11	12					
DIVD F10	FO	F6	8								
ADDD F6	F8	F2	13	14	16						
<u>Functional</u>	<u>unit st</u>	<u>atus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	e Nam	e	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	ger	No								
	Mult	1	No								
	Mult	2	No								
	Add		Yes	Add	F6	F8	F2			Yes	Yes
	Divid	е	Yes	Div	F10	F0	F6			Yes	Yes
Register res	sult sta	<u>atus</u>									
Clock			F0	F2	F4	F6	F8	F10	F12		F30
20		FU				Add		Divide			

Instruction	status	_		Read	Execut	ic Write	<b>;</b>				
Instruction	j	k	Issue	operan	d comple	et Resu	<u>I</u> t				
LD F6	34+	R2	1	2	3	4		DIVD Id	oads ope	rands	
LD F2	45+	R3	5	6	7	8					
MULTIF0	F2	F4	6	9	19	20					
SUBD F8	F6	F2	7	9	11	12					
DIVD F10	F0	F6	8	21							
ADDD F6	F8	F2	13	14	16						
<u>Functional</u>	unit st	<u>atus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	e Nam	e	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	jer	No								
	Mult	1	No								
	Mult	2	No								
	Add		Yes	Add	F6	F8	F2			Yes	Yes
	Divid	е	Yes	Div	F10	F0	F6			Yes	Yes
Register re	sult sta	<u>atus</u>									
Clock			F0	F2	F4	F6	F8	F10	F12		F30
21		FU				Add		Divide		-	

Instructio	n status	<u> </u>		Read	Execut	ic Write	<b>;</b>				
Instructio	n <i>j</i>	K	Issue	operand	d comple	tı Resu	<u>I</u> t				
LD F6	34+	R2	1	2	3	4		Now ADD	D can wr	ite sinc	e
LD F2	45+	R3	5	6	7	8		WAR remo	oved.		
MULTIFO	F2	F4	6	9	19	20	L				
SUBD F8	F6	F2	7	9	11	12					
DIVD F1	0 F0	F6	8	21							
ADDD F6	F8	F2	13	14	16	22					
<u>Function</u>	al unit s	<u>tatus</u>	•		dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Ti	ne Nam	ne	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	ger	No			-		-			
	Mult	1	No								
	Mult	2	No								
	Add		No								
	40 Divid	de	Yes	Div	F10	F0	F6			Yes	Yes
Register	result st	<u>atus</u>	,								
Clock			F0	F2	F4	F6	F	3 F10	F12		F30
22		FU						Divide			

Instruction	ı status			Read	Execut	ic Write	<b>;</b>				
Instruction	1 <i>j</i>	K	Issue	operan	d comple	et Resu	<u>I</u> t				
LD F6	34+	R2	1	2	3	4		<b>DIVD</b> com	pletes ex	cecutio	n
LD F2	45+	R3	5	6	7	8	L				
MULTIF0	F2	F4	6	9	19	20					
SUBD F8	F6	F2	7	9	11	12					
DIVD F1	) F0	F6	8	21	61						
ADDD F6	F8	F2	13	14	16	22					
<u>Functiona</u>	l unit st	<u>atus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Tir	ne Nam	e	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	ger	No			<u>-</u>				-	
	Mult	1	No								
	Mult	2	No								
	Add		No								
	0 Divid	le	Yes	Div	F10	FO	F6			Yes	Yes
Register r	esult st	<u>atus</u>	-								
Clock			F0	F2	F4	F6	F8	8 F10	F12		F30
61		FU						Divide			

Instruction status				Read	Executi	ic Write	<b>;</b>				
Instruction	on <i>j k <u>I</u>ss</i>			operand complet Result							
LD F6	34+	R2	1	2	3	4			DONE!!		
LD F2	45+	R3	5	6	7	8					
MULTIF0	F2	F4	6	9	19	20					
SUBD F8	F6	F2	7	9	11	12					
DIVD F10	FO	F6	8	21	61	62					
ADDD F6	F8	F2	13	14	16	22					
Functional unit status					dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time Name		Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer		No									
Mult1		No									
Mult2		No									
Add			No								
0 Divide			No								
Register result status											
Clock			F0	F2	F4	F6	F8	8 F10	F12		F30
62		FU									

#### REFERENCE

- 1. David A. Patterson and John L. Hennessy, "Computer Organization and Design: The Hardware/Software Interface", Fifth Edition, Morgan Kaufmann / Elsevier, 2013.
- 2. Carl Hamacher, Zvonko Vranesic, Safwat Zaky and Naraig Manjikian, "Computer Organization and Embedded Systems", Sixth Edition, Tata McGraw Hill, 2012.
- 3. William Stallings, "Computer Organization and Architecture Designing for Performance", Sixth Edition, Pearson Education, 2003.
- 4. John P. Hayes, "Computer Architecture and Organization", Third Edition, Tata McGraw Hill, 1998.
- 5. V.P. Heuring, H.F. Jordan, "Computer Systems Design and Architecture", Second Edition, Pearson Education, 2004.
- 6. Behrooz Parhami, "Computer Architecture", Oxford University Press, 2007.

