### CS6107 – COMPUTER ARCHITECTURE

# Module – 7 INSTRUCTION LEVEL PARALLELISM

**Presented By** 

Dr. S. Muthurajkumar,

Assistant Professor,

Dept. of CT, MIT Campus,

Anna University, Chennai.

#### MODULE - 7

- Instruction Level Parallelism
- Pipelining
- Overview of pipelining
- Performance
- Pipeline Hazards
- Pipelined datapath and control
- Handling data hazards and control hazards
- Exceptions
- Introduction to advanced ILP

#### INSTRUCTION LEVEL PARALLELISM

- Simple pipeline checked structural, data hazards in Instruction Decode (Instruction Issue)
- Instead, split ID stage in two:
  - Issue—Decode instructions, check for structural hazards
  - Read operands—Wait until no data hazards, then read operands


#### **TOMASULO**

- Avoids WAR, WAW hazards
- Allows loop unrolling in Hard Ware
- Not limited to basic blocks
- Lasting Contributions
  - Dynamic scheduling
  - Register renaming
- 360/91 descendants are PowerPC 604, 620; MIPS R10000; HP-PA 8000; Intel Pentium Pro

## TOMASULO ALGORITHM (DATA FLOW)

- Data fed to FU from RS, not through registers
- All data travels over Common Data Bus
  - Broadcasts results to all waiting FUs
  - Also back to registers
  - Avoids RAW hazards by executing an instruction only when its operands are available
- Load and Stores treated as FUs
  - Have own RSs

### TOMASULO ORGANIZATION



#### REGISTER RESULT STATUS

Op: Operation to perform in the unit (e.g., + or –)

Vj, Vk: Value of Source operands
Store buffer has V field, result to be stored

Qj, Qk: Reservation stations producing source registers (value to be written)

Note: Qj,Qk= $0 \Rightarrow$  ready

Store buffers only have Qi for RS producing result

Busy: Indicates reservation station or FU is busy

#### RESERVATION STATION COMPONENTS

- One entry for each register
- Indicates which functional unit will write
- Blank if no pending instructions will write
- If WAW, lists last to write

#### THE COMMON DATA BUS

- Normal bus is "Go To"
  - Put data on bus
  - Specify destination
- CDB is "Come From"
  - Put data on bus (64 bits)
  - Specify who is producing it (4 bits, on 360/91)
  - Destination says "I'm waiting for that" and grabs
  - Broadcast: multiple destinations can receive data
  - Destinations can also ignore

## Three Stages of Tomasulo's Algorithm

- 1. Issue—get instruction from FP Op Queue
  - If reservation station free (no structural hazard), control issues instructions & sends operands
  - Picking RS has effect of renaming registers
- 2. Execute—operate on operands (EX)
  - Watch Common Data Bus to pick up operands from prior instructions
  - When both operands ready, can execute
- 3. Write result—finish execution (WB)
  - Write to all waiting units via Common Data Bus
  - Mark reservation station available

#### LATENCIES FOR TOMASULO EXAMPLE

• Floating add: 3 clocks


• Multiply: 10 clocks


■ Divide: 40 clocks


**Instruction stream** 

counter


#### Tomasulo Example







**Note: Can have multiple loads outstanding** 



• Note: register names are removed ("renamed") in Reservation Stations; MULT issued


Load1

Load2

Load1 completing; what is waiting for Load1?

Mult1

FU



• Load2 completing; what is waiting for Load2?

Instructio	n	i	k	Issue	Comp	Result			Busy	Address		
LD	 F6	34+	R2	1	3	4		Load1	No	ridaress	1	
LD	F2	45+	R3	2	4	5		Load2	No			
MULTD	F0	F2	F4	3	7	3		Load3	No			
SUBD	F8	F6	F2	4				Loads	INO		]	
DIVD	F10	F0	F6	5								
				3								
ADDD	F6	F8	F2									
Reservatio	n Ste	ations	<b>5</b> :		<i>S1</i>	<i>S2</i>	RS	RS				
4				Ор		S2 Vk						
4	Time	Name	Busy		Vj	_Vk_	RS Qj	RS Qk				
4	Time	<i>Name</i> Add1	Busy Yes	Op SUBD	Vj							
4	Time	Name Add1 Add2	Busy Yes No		Vj	_Vk_						
4	Time 2	Name Add1 Add2 Add3	Busy Yes No No	SUBD	Vj M(A1)	Vk M(A2)						
Reservatio	Time 2	Name Add1 Add2 Add3 Mult1	Yes No No Yes	SUBD MULTE	Vj	<i>Vk</i> M(A2)  R(F4)	Qj					
4	Time 2	Name Add1 Add2 Add3	Busy Yes No No	SUBD	Vj M(A1)	Vk M(A2)	Qj					
	Time 2 10	Name Add1 Add2 Add3 Mult1 Mult2	Yes No No Yes Yes	SUBD MULTE	Vj M(A1)	<i>Vk</i> M(A2)  R(F4)	Qj					
4	Time 2 10	Name Add1 Add2 Add3 Mult1 Mult2	Yes No No Yes Yes	SUBD MULTE	Vj M(A1)	<i>Vk</i> M(A2)  R(F4)	Qj		F10	F12	•••	F30

• Timer starts down for Add1, Mult1

Instruction	n sta	tus:			Exec	Write						
Instructio	n	j	k	Issue	Comp	Result			Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULTD	FO	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4							_	
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6								
Reservatio	on St	ation	s:		<i>S1</i>	<i>S</i> 2	RS	RS				
	Time	Name	Busy	Op	$V_{j}$	Vk	Qi	Qk				
	1	Add1	Yes	SUBD	M(A1)	M(A2)	~~	_~				
		Add2	Yes	ADDD		M(A2)	Add1					
		Add3	No									
	9	Mult1	Yes	MULTE	M(A2)	R(F4)						
		Mult2	Yes	DIVD		M(A1)	Mult1					
Register r	esult	statu	s:									
Clock				FO	F2	F4	<i>F6</i>	F8	F10	F12	•••	F30
6			FU	Mult1	M(A2)		Add2	Add1	Mult2			

• Issue ADDD here despite name dependency on F6?

Instructi	n sta	j	k	Issue	Comp	Result			Busy	Address		
		J						T 14		Addicss	Ī	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULTD	FO	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7							
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6								
Reservati		ations Name		Ор	S1 Vj	S2 Vk	RS Qj	RS $Qk$				
		Add1	Yes		M(A1)	M(A2)		~_				
		Add2	Yes	ADDD		M(A2)	Add1					
		Add3	No									
		3 5 1 4	Vac	MULTE	M(A2)	R(F4)						
	8	Mult1	108	1.10212								
	8	Mult1 Mult2	Yes	DIVD		<u>M(A1)</u>	Mult1					
Register i		Mult2	Yes				Mult1					
Register i Clock		Mult2	Yes		F2		Mult1 F6	F8	F10	F12	•••	F30

• Add1 (SUBD) completing; what is waiting for it?

Instruction	n sta	tus:			Exec	Write						
Instruction	n	j	k	Issue	Comp	Result			Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	<b>R</b> 3	2	4	5		Load2	No			
MULTD	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6								
Reservatio	on St	ations	5. <b>:</b>		S1	<i>S</i> 2	RS	RS				
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk				
		Add1	No									
	2	Add2	Yes	ADDD	(M-M)	M(A2)						
		Add3	No									
	7	Mult1	Yes	MULTE	M(A2)	R(F4)						
		Mult2	Yes	DIVD		M(A1)	Mult1					
Register re	esult	statu	s:									
Clock				F0	F2	<i>F4</i>	<i>F6</i>	_F8_	F10	F12	• • •	<i>F30</i>
8			FU	Mult1	M(A2)		Add2	(MANA)	Mult2			

Instruction		ius:			Exec							
Instruction	n	j	k	Issue	Comp	Result			Busy	Address	7	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULTD	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	FO	F6	5								
ADDD	F6	F8	F2	6								
Reservatio	on St	ations	s:		S1	<i>S</i> 2	RS	RS				
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk				
		Add1	No									
	1	Add2	Yes	ADDD	(M-M)	M(A2)						
		Add3	No									
	6	Mult1	Yes	MULTD	M(A2)	R(F4)						
		Mult2	Yes	DIVD		M(A1)	Mult1					
Dagistas s	0001.14	a4 a4							-			
Register r	esuit	statu	<b>S.</b>									
Clock				F0	F2	F4	<i>F6</i>	F8	<i>F10</i>	F12	• • •	F30

Add2 (M-M) Mult2

Mult1 M(A2)

Instruction	n sta	tus:			Exec	Write						
Instructio	n	j	k	Issue	Comp	Result			Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULTD	FO	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	FO	F6	5								
ADDD	F6	F8	F2	6	10							
Reservatio	on St	ations	5:		S1	<i>S</i> 2	RS	RS				
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk				
		Add1	No									
	0	Add2	Yes	ADDD	(M-M)	M(A2)						
		Add3	No									
	5	Mult1	Yes	MULTE	M(A2)	R(F4)						
		Mult2	Yes	DIVD		M(A1)	Mult1					
Register r	esult	statu	s:									
Clock				F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	• • •	<i>F30</i>
10			FU	Mult1	M(A2)		Add2	(M-M)	Mult2			

• Add2 (ADDD) completing; what is waiting for it?

Instruction	n sta	tus:			Exec	Write							
Instructio	n	j	k	Issue	Comp	Result			Busy	Address			
LD	F6	34+	R2	1	3	4		Load1	No				
LD	F2	45+	R3	2	4	5		Load2	No				
MULTD	F0	F2	F4	3				Load3	No				
SUBD	F8	F6	F2	4	7	8					_		
DIVD	F10	FO	F6	5									
ADDD	F6	F8	F2	6	10	11							
Reservatio	on St	ations	s:		S1	<i>S</i> 2	RS	RS					
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk					
		Add1	No										
		Add2	No										
		Add3	No										
	4	- Mult1	Yes	MULTE	M(A2)	R(F4)							
		Mult2	Yes	DIVD		M(A1)	Mult1						
<b>D</b>													

#### Register result status:

Clock		FO	F2	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
11	FU	Mult1	M(A2)		(M-M+M)	(M-M)	Mult2			

- Write result of ADDD here?
- All quick instructions have finished by this cycle

Instruction	n sta	tus:			Exec	Write						
Instructio	n	j	k	Issue	Comp	Result			Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	<b>R</b> 3	2	4	5		Load2	No			
MULTD	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	FO	F6	5								
ADDD	F6	F8	F2	6	10	11						
Reservatio	on Si	tations	5.		S1	<i>S</i> 2	RS	RS				
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk	_			
		Add1	No									
		Add2	No									
		Add3	No									
	3	3 Mult1	Yes	MULTD	M(A2)	R(F4)						
		Mult2	Yes	DIVD		M(A1)	Mult1					
Register r	esuli	t statu	s:									
Clock				FO	F2	F4	<i>F6</i>	F8	F10	F12	• • •	F30

(M-M+N(M-M) Mult2

Mult1 M(A2)

FU

**12** 

Instruction		:	1_	Lagres	Exec				Dugg	Addraga	
Instruction		J	k	Issue		Result			Busy	Address	1
LD	F6	34+	R2	1	3	4		Load1	No		
LD	F2	45+	R3	2	4	5		Load2	No		
MULTD	F0	F2	F4	3				Load3	No		
SUBD	F8	<b>F6</b>	F2	4	7	8					
DIVD	F10	F0	F6	5							
ADDD	F6	F8	F2	6	10	11					
Reservatio	on St	ations	s.:		S1	<i>S</i> 2	RS	RS			
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk			
		Add1	No								
		Add2	No								
		Add3	No								
	2	Mult1	Yes	MULTE	M(A2)	R(F4)					
		Mult2	Yes	DIVD		M(A1)	Mult1				
Register r	esult			DIVD		WI(AT)	Multi		]		
Clock				F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	F12	F30

(M-M+N(M-M) Mult2

**13** 

FU

Mult1 M(A2)

Instruction	n sta	tus:			Exec	Write					
Instructio	n	j	k	Issue	Comp	Result			Busy	Address	
LD	F6	34+	R2	1	3	4		Load1	No		
LD	F2	45+	R3	2	4	5		Load2	No		
MULTD	FO	F2	F4	3				Load3	No		
SUBD	F8	F6	F2	4	7	8					_
DIVD	F10	F0	F6	5							
ADDD	F6	F8	F2	6	10	11					
Reservatio	on St	ations	s:		S1	<i>S</i> 2	RS	RS			
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk	_		
		Add1	No								
		Add2	No								
		Add3	No								
	1	Mult1	Yes	MULTE	M(A2)	R(F4)					
		Mult2	Yes	DIVD		M(A1)	Mult1				

Clock		FO	F2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
14	FU	Mult1	M(A2)	(	M-M+N	(M-M)	Mult2			

Instruction	tus:			Exec	Write								
Instructio	n	j	k	Issue	Comp	Result			Busy	Address			
LD	F6	34+	R2	1	3	4		Load1	No				
LD	F2	45+	R3	2	4	5		Load2	No				
MULTD	F0	F2	F4	3	15			Load3	No				
SUBD	F8	F6	F2	4	7	8							
DIVD	F10	FO	F6	5									
ADDD	F6	F8	F2	6	10	11							
Reservatio	on St	ations	s.:		S1	<i>S</i> 2	RS	RS					
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk					
		Add1	No										
		Add2	No										
		Add3	No										
	0	Mult1	Yes	MULTE	M(A2)	R(F4)							
		Mult2	Yes	DIVD		M(A1)	Mult1						
Register re	esult	statu	s:										
Clock				F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30	
15			FU	Mult1	M(A2)	(1	M-M+N	/. (M-M)	Mult2				

• Mult1 (MULTD) completing; what is waiting for it?

Instruction	ı sta	tus:			Exec	Write						
Instruction		j	k	Issue	Comp	Result			Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
<b>MULTD</b>	F0	F2	F4	3	15	16		Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	FO	F6	5								
ADDD	F6	F8	F2	6	10	11						
Reservatio	n St	ations	s:		S1	<i>S</i> 2	RS	RS				
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk				
		Add1	No									
		Add2	No									
		Add3	No									
		Mult1	No									
	40	Mult2	Yes	DIVD	M*F4	M(A1)						
Register re	esult	statu	s:									
Clock				F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	• • •	F30
16			FU	M*F4	M(A2)	(1)	И-M+I	V. (M-M)	Mult2			

• Just waiting for Mult2 (DIVD) to complete

Faster-than-light computation (skip a couple of cycles)

Instruction	on	i	$\overline{k}$	Issue	Comp	Result			Busy	Addres
LD	F6	34+	R2 [	1	3	4		Load1	No	1100105
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD		F2	F4	3	15	16		Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	FO	F6	5						
ADDD	F6	F8	F2	6	10	11				
Reservati	on St	ations	s:		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No							
		Add3	No							
		Mult1	No							
	1	Mult2	Yes	DIVD	M*F4	M(A1)				


#### Register result status:

F0*F2 F4 F6* F8 F10 *F12* ... *F30* Clock **55** M\*F4 M(A2) (M-M+N(M-M) Mult2

Instructio	n sta	tus:			Exec	Write						
Instruction	on	j	k	Issue	Comp	Result			Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULTD	FO	F2	F4	3	15	16		Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5	56							
ADDD	F6	F8	F2	6	10	11						
Reservatio	Reservation Stations:				S1	<i>S</i> 2	RS	RS				
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk				
		Add1	No									
		Add2	No									
		Add3	No									
		Mult1	No									
	C	) Mult2	Yes	DIVD	M*F4	M(A1)						
Register r	esult	t statu	s:									
Clock				F0	F2	F4	<i>F6</i>	F8	<i>F10</i>	<i>F12</i>	•••	F30
56			FU	M*F4	M(A2)	(1	M-M+N	V. (M-M)	Mult2			

• Mult2 (DIVD) is completing; what is waiting for it?

Tomasulo Example Cycle 57



• Once again: In-order issue, out-of-order execution, and outof-order completion.

# WHY CAN TOMASULO OVERLAP LOOP ITERATIONS?

- Register renaming
  - Multiple iterations use different physical destinations for registers (dynamic loop unrolling).
- Reservation stations
  - Permit instruction issue to advance past integer control-flow operations
  - Also buffer old values of registers
    - Totally avoids WAR stalls
- Another perspective:
  - Tomasulo builds data flow dependency graph on the fly

# TWO MAJOR ADVANTAGES OF TOMASULO'S SCHEME

- Distributed hazard-detection logic
  - Distributed reservation stations
  - CDB
  - If multiple instructions waiting on single result, all simultaneously released by CDB broadcast
  - With centralized register file used instead,
    - Units have to read results from registers
    - Means waiting for register bus availability
- Eliminates stalls for WAW and WAR hazards

#### TOMASULO DRAWBACKS

- Complexity
  - Delays of 360/91, MIPS 10000, Alpha 21264, IBM PPC 620 in CA:AQA 2/e
    - But not in silicon!
- Many associative stores (CDB) at high speed
- Performance limited by Common Data Bus
  - Each CDB must go to multiple functional units ⇒ High capacitance, high wiring density
  - Only one functional unit can complete per cycle
    - Multiple CDBs ⇒ more FU logic for parallel assoc stores
- Non-precise interrupts!
  - We will address this later

#### REFERENCE

- 1. David A. Patterson and John L. Hennessy, "Computer Organization and Design: The Hardware/Software Interface", Fifth Edition, Morgan Kaufmann / Elsevier, 2013.
- 2. Carl Hamacher, Zvonko Vranesic, Safwat Zaky and Naraig Manjikian, "Computer Organization and Embedded Systems", Sixth Edition, Tata McGraw Hill, 2012.
- 3. William Stallings, "Computer Organization and Architecture Designing for Performance", Sixth Edition, Pearson Education, 2003.
- 4. John P. Hayes, "Computer Architecture and Organization", Third Edition, Tata McGraw Hill, 1998.
- 5. V.P. Heuring, H.F. Jordan, "Computer Systems Design and Architecture", Second Edition, Pearson Education, 2004.
- 6. Behrooz Parhami, "Computer Architecture", Oxford University Press, 2007.

