

Stage 4 (Core Modification & Decoupling)	Stage 5 (Arbitration Module Design)	Stage 6 (System Integration & Evaluation)
Development of a modified CVA6 version	Development of the shared resource arbitrator	Evaluation of performance and FPGA utilization (FF/LUT/BRAM)
Implementation of an external module interface [optional]	Implementation of pipeline stalling logic [optional]	Evaluation of performance NPB and Unixbench
Enabling connection for FPU management [optional]	Routing of results between multiple cores [optional]	