




FPGA Area

- LUT
- FF
- DSP
- BRAM

CVA6 stages

- Fetch
- Decode
- Issue
- Execute
- Memory
- Commit