Manufacturer Data Sheets

Cover Page

Teradyne Part Number: 438-978-02

Revision Level: A

Revision Date: 27-Jul-01

ManufacturerManufacturer Part NumberPage #(s)QUICKLOGIC CORPQL3012-0PL84C2-12



12,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density

High Performance & High Density

- 12,000 Usable PLD Gates with 118 I/Os
- 16-bit counter speeds over 300 MHz, data path speeds over 400 MHz
- 0.35um four-layer metal non-volatile CMOS process for smallest die sizes

Easy to Use / Fast Development Cycles

- 100% routable with 100% utilization and complete pin-out stability
- Variable-grain logic cells provide high performance and 100% utilization
- Comprehensive design tools include high quality Verilog/VHDL synthesis

Advanced I/O Capabilites

- Interfaces with both 3.3 volt and 5.0 volt devices
- PCI compliant with 3.3V and 5.0V buses for -1/-2/-3/-4 speed grades
- Full JTAG boundary scan
- Registered I/O cells with individually controlled clocks and output enables

Total of 118 I/O Pins

- 110 bidirectional input/output pins, PCI-compliant for 5.0 volt and 3.3 volt buses for -1/-2/-3/-4 speed grades
- 4 high-drive input-only pins
- 4 high-drive input/distributed network pins

Four Low-Skew Distributed Networks

- Two array clock/control networks available to the logic cell flip-flop clock, set and reset inputs each driven by an input-only pin
- Six global clock/control networks available to the logic cell F1, clock set and reset inputs and the input and I/O register clock, reset and enable inputs as well as the output enable control each driven by an input-only or I/O pin, or any logic cell output or I/O cell feedback

High Performance

- Input + logic cell + output total delays under 6 ris
- Data path speeds over 400 MHz
- Counter speeds over 300 MHz






FIGURE 1. 320 Logic Cells

Probles Summer

The QL3012 is a 12,000 usable PLD gate member of the pASIC 3 family of FPGAs. pASIC 3 FPGAs are fabricated on a 0.35mm four-layer metal process using QuickLogic's patented ViaLink technology to provide a unique combination of high performance, high density, low cost, and extreme ease-of-use.

The QL3012 contains 320 logic cells. With a maximum of 118 I/Os, the QL3012 is available in 84-pin PLCC, 100-pin TQFP, and 144-pin TQFP packages.

Software support for the complete pASIC 3 family, including the QL3012, is available through three basic packages. The turnkey QuickWorks" package provides the most complete FPGA software solution from design entry to logic synthesis, to place and route, to simulation. The QuickToolsTM for Workstations package provides a solution for designers who use Cadence, Exemplar, Mentor, Synopsys, Synplicity, Viewlogic, Veribest, or other third-party tools for design entry, synthesis, or simulation.

QL3012 Rev C




FIGURE 2. 84-Pin PLCC

100-Pin TQFP



PHYCHET DIACHAN




FIGURE 3. 100-Pin TQFP




FIGURE 4. 144-Pin TQFP




144 TQFP	100 TQFP	Function									
1	2	1/0	38	26	TDI	75	53	1/0	111	78	1/0
2	3	1/0	39	27	1/0	76	54	I/O	112	79	I/O
3	NC	1/0	40	28	1/0	7 7	55	I/O	113	80	1/0
4	4	1/0	41	29	1/0	78	NC	I/O	114	NC	VCC
5	NC	1/0	42	NC	VCC	79	NC	VCC	115	81	1/0
6	5	1/0	43	30	I/O	80	NC	1/0	116	82	I/O
7	NC	VCC	44	31	1/0	81	56	I/O	117	83	I/O
8	6	1/0	45	NC	1/0	82	NC	1/0	118	NC	1/0
9	NC	1/0	46	32	I/O	83	57	1/0	119	84	1/0
10	7	1/0	47	33	1/0	84	NC	I/O	120	NC	1/0
11	NC	1/0	48	NÇ	1/0	85	58	I/O	121	NC	1/0
12	NC	1/0	49	34	1/0	86	NC	1/0	122	85	GND
13	8	1/0	50	35	GND	87	59	GND	123	NC	1/0
14	NC	1/0	51	36	1/0	88	60	1/0	124	86	1/0
15	9	GND	52	NC	1/0	89	61	Ī	125	87	1/0
16	10	1/0	53	37	1/0	90	62	ACLK / I	126	88	GND
17	11	1	54	38	GND	91	63	VCC	127	89	1/0
18	12	ACLK/1	55	39	1/0	92	64		128	90	1/0
19	13	VCC	56	40	1/0	93	65	GCLK / I	129	91	1/0
20	14	1	57	41	1/0	94	66	VCC	130	92	VCCIO
21	15	GCLK/I	58	42	VCCIO	95	67	I/O	131	NC	1/0
22	16	VCC	59	NC	1/0	96	NC	1/0	132	93	1/0
23	17	1/0	60	43	1/0	NC	68	1/0	133	NC	1/0
24	18	1/0	61	44	1/0	97	NC	1/0	134	94	1/0
25	NC	1/0	62	45	1/0	98	69	I/O	135	NC	1/0
26	19	1/0	63	NC	1/0	99	NC	1/0	136	NC	1/0
27	NC	1/0	64	NC	I/O	100	70	I/O	NC	95	1/0
28	20	1/0	65	46	1/0	101	71	1/0	137	NC	1/0
29	21	1/0	66	NC	GND	102	NC	GND	138	NC	GND
30	NC	GND	67	NC	1/0	103	NC	1/0	139	96	1/0
31	NC	1/0	68	NC	1/0	104	72	1/0	140	97	1/0
32	22	1/0	69	47	1/0	105	NC	1/0	141	98	1/0
33	23	1/0	70	48	I/O	106	73	1/0	142	99	1/0
34	NC	1/0	71	49	TRSTB	107	74	I/O	143	100	TDO
35	NC	1/0	72	50	TMS	108	75	I/O	144	1	1/0
36	24	1/0	73	51	1/0	109	76	TCK			
37	25	1/0	74	52	1/0	110	77	STM			



Pin	Function	Description
TDI	Test Data In for JTAG	Hold HIGH during normal operation. Connect to VCC if not used for JTAG.
TRSTB	Active low Reset for JTAG	Hold LOW during normal operation. Connect to ground if not used for JTAG.
TMS	Test Mode Select for JTAG	Hold HIGH during normal operation. Connect to VCC if not used for JTAG.
TCK	Test Clock for JTAG	Hold HIGH or LOW during normal operation. Connect to VCC or ground if not used for JTAG.
TDO	Test data out for JTAG	Output that must be left unconnected if not used for JTAG.
STM	Special Test Mode	Must be grounded during normal operation.
I/ACLK	High-drive input and/or array network driver	Can be configured as either or both.
I/GCLK	High-drive input and/or global network driver	Can be configured as either or both.
İ	High-drive input	Use for input signals with high fanout.
1/0	Input/Output pin	Can be configured as an input and/or output.
VÇC	Power supply pin	Connect to 3.3V supply.
VCCIO	Input voltage tolerance pin	Connect to 5.0 volt supply if 5 volt input tolerance is required, otherwise connect to 3.3V supply.
GND	Ground pin	Connect to ground.

Ordering Information



* Contact QuickLogic regarding availability



Absolute Maximum Ratings

VCC Voltage	DC Input Current ±20 mA
VCCIO Voltage0.5 to 7.0V	ESD Pad Protection ±2000V
Input Voltage0.5 to VCCIO +0.5V	Storage Temperature65°C to +150°C
Latch-up Immunity ±200 mA	Lead Temperature

Operating Range

Symbol	Parameter		Military		Industrial		Commercial		Unit
J			Min	Max	Min	Max	Min	Max	
VCC	Supply Voltage		3.0	3.6	3.0	3.6	3.0	3.6	V
أبي والمرابع والمواصر والمرابع والمرابع والمرابع والمرابع والمرابع والمرابع	I/O Input Tolera	u Mark in recent exteres exteres exteres exteres exteres exteres in exteres and in a contract of the contract of the plant.	3.0	5.5	3.0	5.5	3.0	5.25	V
TA	Ambient Temperature		-55		-40	85	0	70	°C
TC	Case Temperature			125					°C
		-0 Speed Grade			0.43	1.90	0.46	1.85	
K	Delay Factor	-1 Speed Grade	0.42	1.64	0.43	1.54	0.46	1.50	
		-2 Speed Grade	0.42	1.37	0.43	1.28	0.46	1.25	
		-3 Speed Grade	N/A	N/A	0.43	0.90	0.46	0.88	
		-4 Speed Grade	N/A	N/A	0.43	0.82	0.46	0.80	

DC Characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
VIH	Input HIGH Voltage		0.5VCC	VCCIO+0.5	5 V
VIL	Input LOW Voltage		-0.5	0.3VCC	٧
VOH	Output HIGH Voltage	IOH = -12 mA	2.4		٧
		$1OH = -500 \mu A$	0.9VCC		V
VOL	Output LOW Voltage	IOL = 16 mA [1]	·	0.45	V
V U L	:	IOL = 1.5 mA		0.1VCC	٧
	I or I/O Input Leakage Current	VI = VCCIO or GND	-10	10	μΑ
IOZ	3-State Output Leakage Current	VI = VCCIO or GND	-10	10	μΑ
Cl	Input Capacitance [2]		:	10	pF
IOS	Output Short Circuit Current [3]	VO = GND	-15	-180	mA
		VO = VCC	40	210	mA
ICC	D.C. Supply Current [4]	VI, VIO = VCCIO or GND	0.50 (typ)	2	mA
ICCIO	D.C. Supply Current on VCCIO	***************************************	0	100	μΑ

Notes:

- [1] Applies only to -1/-2/-3/-4 commercial grade devices. These speed grades are also PCI-compliant. All other devices have 8 mA IOL specifications.
- [2] Capacitance is sample tested only. Clock pins are 12 pF maximum.
- [3] Only one output at a time. Duration should not exceed 30 seconds.
- [4] For -1/-2/-3/-4 commercial grade devices only. Maximum ICC is 3 mA for -0 commercial grade and all industrial grade devices, and 5 mA for all military grade devices. For AC conditions, contact QuickLogic customer engineering.



AC Characteristics at VCC = 3.3V, TA = 25°C (K = 1.00)

(To calculate delays, multiply the appropriate K factor in the "Operating Range" section by the following numbers.)

Logic Cells

Symbol	Parameter	Propagation Delays (ns) Fanout [5]							
		1	2	3	4	8			
tPD	Combinatorial Delay [6]	1.4	1.7	1.9	2.2	3.2			
tSU	Setup Time [6]	1.7	1.7	1.7	1.7	1.7			
iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii	Hold Time	0.0	0.0	0.0	0.0	0.0			
tCLK	Clock to Q Delay	0.7	1.0	1.2	1.5	2.5			
tCWHI	Clock High Time	1.2	1.2	1.2	1.2	1.2			
tCWLO	Clock Low Time	1.2	1.2	1.2	1.2	1.2			
SET	Set Delay	1.0	1.3	1.5	1.8	2.8			
tRESET	Reset Delay	0.8	1.1	1.3	1.6	2.6			
tSW	Set Width	1.9	1.9	1.9	1.9	1.9			
tRW	Reset Width	1.8	1.8	1.8	1.8	1.8			

Input-Only/Clock Cells

Symbol	Parameter	Propagation Delays (ns) Fanout [5]							
- y		1	2	3	4	8	12	24	
tIN	High Drive Input Delay	1.5	1.6	1.8	1.9	2.4		4.4	
tiNi	High Drive Input, Inverting Delay	1.6	1.7	1.9	2.0	2.5	3.0	4.5	
tISU	Input Register Set-Up Time	3.1	3.1	3.1	3.1	3.1	3.1	3.1	
tiH	Input Register Hold Time	0.0	0.0	0.0	0.0	0.0	0.0	0.0	
tICLK	Input Register Clock To Q	0.7	8.0	1.0	1.1	1.6	2.1	3.6	
tIRST	Input Register Reset Delay	0.6	0.7	0.9	1.0	1.5	2.0	3.5	
tIESU	Input Register clock Enable Set-Up Time	2.3	2.3	2.3	2.3	2.3	2.3	2.3	
tlEH	Input Register Clock Enable Hold Time	0.0	0.0	0.0	0.0	0.0	0.0	0.0	

Notes:

- [5] Stated timing for worst case Propagation Delay over process variation at VCC=3.3V and TA=25°C. Multiply by the appropriate Delay Factor, K, for speed grade, voltage and temperature settings as specified in the Operating Range.
- [6] These limits are derived from a representative selection of the slowest paths through the pASIC 3 logic cell including typical net delays. Worst case delay values for specific paths should be determined from timing analysis of your particular design.



Clock Cells

Symbol	Parameter	Propagation Delays (na Loads per Half Column				_			
		1	2	3	4	8	10	11	
tACK	Array Clock Delay	1.2	1.2	1.3	1.3	1.5	1.6	1.7	
tGCKP	Global Clock Pin Delay	0.7	0.7	0.7	0.7	0.7	0.7	0.7	
tGCKB	Global Clock Buffer Delay	0.8	8.0	0.9	0.9	1.1	1.2	1.3	


I/O Cells

Symbol	Parameter	Propagation Delays (ns) Fanout [5]							
4 y		1	2	3	4	8	10		
tI/O	Input Delay (bidirectional pad)	1.3	1.6	1.8	2.1	3.1	3.6		
tISU	Input Register Set-Up Time	3.1	3.1	3.1	3.1	3.1	3.1		
tlH	Input Register Hold Time	0.0	0.0	0.0	0.0	0.0	0.0		
tlOCLK	Input Register Clock To Q	0.7	1.0	1.2	1.5	2.5	3.0		
tIORST	Input Register Reset Delay	0.6	0.9	1.1	1.4	2.4	2.9		
tlESU	Input Register clock Enable Set-Up Time	2.3	2.3	2.3	2.3	2.3	2.3		
tlEH	Input Register Clock Enable Hold Time	0.0	0.0	0.0	0.0	0.0	0.0		

Symbol	Parameter	Propagation Delays (ns) Output Load Capacitance (pF)						
		30	50	75	100	150		
tOUTLH	Output Delay Low to High	2.1	2.5	3.1	3.6	4.7		
tOUTHL	Output Delay High to Low	2.2	2.6	3.2	3.7	4.8		
†PZH	Output Delay Tri-state to High	1.2	1.7	2.2	2.8	3.9		
tPZL	Output Delay Tri-state to Low	1.6	2.0	2.6	3.1	4.2		
tPHZ	Output Delay High to Tri-State [8]	2.0		-	; ; ,d.,			
tPLZ	Output Delay Low to Tri-State [8]	1.2						

Notes:

- [7] The array distributed networks consist of 40 half columns and the global distributed networks consist of 44 half columns, each driven by an independent buffer. The number of half columns used does not affect clock buffer delay. The array clock has up to 8 loads per half column. The global clock has up to 11 loads per half column.
- [8] The following loads are used for tPXZ:





7-26

DASIC 3 FPGATM Family



High Performance and High Density with Low Cost and Complete Flexibiltiy

High Performance & High Density

- Densities up to 60,000 usable PLD gates with 316 I/Os
- Fastest FPGA family available at any density level
- 16-bit counter speeds over 300 MHz, data path speeds over 400 MHz

Easy to Use / Fast Development Cycles

- Abundant interconnect makes devices 100% routable with pin-outs locked
- Variable-grain logic cell provides high performance and 100% logic utilization
- Comprehensive design tools include fast, efficient Verilog/VHDL synthesis

Low Cost

- 0.35µm four-layer metal non-volatile CMOS process
- Small die sizes first FPGA family to use staggered pads


Advanced I/O Capabilities

- Multi-volt compatible I/Os for 3.3 volt and 5 volt system interfaces
- PCI compatibility with 3.3V and 5.0V buses
- Full JTAG boundary scan
- Registered I/O cells with individually controlled clocks and output enables


		QL3004	QL3012	QL3025	QL3040	QL3060
Usable PLD Gat	es	4,000	12,000	25,000	40,000	60,000
Logic Cells		96	320	672	1,008	1,584
Maximum Flip-F	Maximum Flip-Flops		598	1,212	1,764	2,692
Maximum I/Os		74	118	204	252	316
	PLCC	68, 84	84			
Packages	TQFP	100	100,144	144		
	PQFP			208	208	208
	PBGA			256	456	456

TABLE 1. pASIC 3 Device Family





A STATE OF THE PROPERTY OF THE



. .