

Adam Moriarity Rev B FPGA bitfile location

David Munoz to: Ruben Monreal

06/14/2018 08:26 AM

Hello Ruben,

I have outlined this location on the bringup documentation. But just in case here is what I have been talking with Adam

David Munoz

---- Forwarded by David Munoz/USW/Teradyne on 06/14/2018 08:26 ----

From: Adam Moriarty/Bos/Teradyne

To: David Munoz/USW/Teradyne@TERADYNE

Date: 06/01/2018 08:21

Subject: Fw: hydra 06_01_2018_11_14 bitfile release complete

Hi David,

I have made the requested changes for the SMC FPGA summarized below:

Changed pin locations (following the spreadsheet you sent earlier)

Added second rider card interface with signal names as suggested

Duplicated register read logic for the second rider card

Changed ID readback to 'hE3 (from D3) for second rider card only (first still reads back D3)

Moved valid read temporary output from hijacked pin to oc_ad_read (pin 48)

Added valid read output for th2

Restored hijacked pins to normal behavior

The bitfile with these changes has been released to hwnet and you can find the directory links below.

Adam

---- Forwarded by Adam Moriarty/Bos/Teradyne on 06/01/2018 11:15 AM -----

From: Adam Moriarty <moriara@icd.teradyne.com>
To: Adam Moriarty/Bos/Teradyne@TERADYNE

Date: 06/01/2018 11:14 AM

Subject: hydra 06_01_2018_11_14 bitfile release complete

```
# Notes:
Changed pin locations and added read-only interface
for second rider card
# Changes since last release
 See Notes above.
# Known Issues
IGXL Version: 80010002
Build TimeStamp: 7E260ACE
ERROR: idl release check failed. No idl link will be provided.
GVP View name: moriara hydra work0
Base labels:
  V HYDRA-JAN 27 2018-REL 0 2 0
Note: No private checked out files
Note: No ungathered files found
---- Contents of /vobs/dragon/gemini/hydra//.GVP/hydra cs.tpl
# ------
# This is the project config spec template file. It is used to specify the
# source, label, and branch requirements for a project. The template is
# made up of three fields, element, label, and integration branch.
# The file is read from top to bottom and this is the order in which each of
# the elements is output to the config spec file. Each item should be
# separated by a comma.
# The integration branch is the location where GVP is to merge the passing
# gather groups during a validate. DO NOT fill in the integration branch for
# other projects that you are just pointing to.
# The special string V GVP LABEL is expanded with the project label.
# Be sure to fill in the following gvp project variable to your project
# value. This helps gvp determine what the project is.
______
GVP PROJECT /vobs/dragon/gemini/hydra:hydra
# Element,
                                    Label, Integration
Branch
______
/vobs/dragon/gemini/hydra/docs/..., V_GVP_LABEL, main,b_docs
/vobs/dragon/gemini/hydra/..., V_GVP_LABEL, main
```

```
# sim lsf, IManagers, and regression scripts are in verif lib
/vobs/jaguar/dig ip/verif lib/...,
V__VERIF_LIB-JUL_12_2013-REL_0_577_0
# Most of TVM make files and bases classes reside in dig ip/tvm
# GVP triggers
/vobs/jaguar/release process/...,
                                   V HW TRIGGERS 1.0
# Needs for old gvp projects that use soft-link from
    /vobs/jaguar/fdv shared/gvp/<project> ->
/tnet/<site>/hwnet/simdata/gvp/<project>
/vobs/jaguar/fdv shared/gvp/...,
V__GVP_PROJECTS-JAN_24_2013-REL_0_165_0
/vobs/tools/hw_tools/release_bitfile/..., RELEASE_BITFILE_RELEASE_REV_0.0.14
/vobs/tools/hw_tools/release_server/..., RELEASE_SERVER_RELEASE_REV_1.3.0 /vobs/tools/hw_tools/idl_release/..., IDL_RELEASE_RELEASE_REV_0.2.1
---- Release Config file -----
# Bit file release process configuration file
# This file is updated prior to release of bitfiles with appropriate
# target directory etc.
# Project name. Defines the name of the chip begin released
chip spec name: hydra
project name: hydra
vob path: /vobs/dragon/gemini/hydra/
# Bitfiles to release. File names (with paths if not local) to all of the
# files being released into the bitfiles directories.
# Release notes.txt released automatically.
bit files to release:
- /vobs/dragon/gemini/hydra/quartus/output files/hydra.pof
- /vobs/dragon/gemini/hydra/quartus/output files/hydra.sof
# Design files to release. List of files (with path of not local) or
# directories that should be released to the design snapshot area.
design files to release:
- /vobs/dragon/gemini/hydra/quartus/output files/hydra.pin
# Should design archive be tarred/gzipped? 1 = yes; 0 = no
design tgz: 0
# Email addresses to send notification to when a release is done.
# Subject of email will include the base release dir and version. Body of
# email will be the release notes.
email addresses:
- adam.moriarty@teradyne.com
# Release link. If this param is present, create/update a link of the given
# name to the version being released.
release link: current
# IGXL version file. Path to file name containing the IGXL (functional
# version) definition.
igxl version file:
/vobs/dragon/gemini/hydra/impl/release/current bitfile rev.txt
```

- # IGXL version parameter. Name of the parameter containing the IGXL # (functional version) value.
- $\verb"igxl_version_param: FUNC_VER"$

Build timestamp file. Path to the file containing the build time stamp # value.

build_ts_file: /vobs/dragon/gemini/hydra/impl/release/current_bitfile_rev.txt

Build timestamp parameter. Name of the parameter containing the build # time stamp. This will become required when all version formats are ironed

build ts param: HEX TDS
