## **HAOXUAN ZHU**

(734) 846-5427 | hxzhu@umich.edu 1807 Willowtree Ln, Apt C5, Ann Arbor, MI

#### **EDUCATION**

Sep 2018 - Apr 2020 University of Michigan

Bachelor of Science in Computer Engineering

GPA: 4.0 / 4.0

Course Highlights: Computer Architecture, Machine Learning, OS, Web, Data Structure & Algorithm, Embedded System

Honors: Dean's list, University Honors

Shanghai Jiao Tong University

Sep 2016 - Aug 2020

Shanghai, China

Ann Arbor, MI

Bachelor of Science in Electrical & Computer Engineering

GPA: 3.6 / 4.0 Course Highlights: Systems and Signals, Logic Design (Verilog RTL, FPGA,) Programming (MATLAB, C/C++, Python)

Honors: Best Innovation Award, Merit Undergraduate Scholarship, Sunshine Scholarship, Meritorious Winner in 2018 MCM

#### RESEARCH EXPERIENCE

#### Object Detection for Autonomous Driving (Hitachi project)

Sep 2019 - Present Ann Arbor, MI

Researcher, University of Michigan

• Modified, quantized, and compiled YOLOv3 and MobileNetv1 in tflite, deployed them in TPUs and profiled their inference performance

• Expect a 6-7x performance (inference speed) gain over CPU

## Software Defined Hardware (DARPA project)

May 2019 - Present

Researcher, University of Michigan

Ann Arbor, MI

• Optimized TransPy for a domain-specific processor (TM) and designed test benches for TransPy on a no-ISA emulator

• Reimplemented social media graph clustering and image classification programs in TransPy and ran simulations with gem5

**Runtime Neural Pruning** May 2019 - Jan 2020

Researcher, University of Michigan

Ann Arbor, MI

• Designed and implemented a prunable CNN framework with an RNN to dynamically prune neurons based on input complexity

• Achieved a 5x speedup while maintaining an accuracy of 90%

## Accelerating Variant Calling for Genome Sequencing

Jan 2019 - Sep 2019 Ann Arbor, MI

Researcher, University of Michigan

· Accelerated variant calling by making GATK multi-threaded and assigning PairHMM computations to FPGA

• Developed a HOST-FPGA interface that dynamically adjusts the batch structure to minimize overheads and controls FPGAs with Java code

#### PROJECT EXPERIENCE

#### R10K-style 2-way Superscalar Out-of-order Processor

Sep 2019 - Dec 2019

Developer, University of Michigan

Ann Arbor, MI

• Designed, implemented, and tested a 2-way superscalar out-of-order processor with SystemVerilog

• Implemented features such as victim caches and tournament direction predictor to boost performance

#### **Image Classification (Neural Network)**

Mar 2019 - Jun 2019

Developer, University of Michigan

Ann Arbor, MI

- Designed a DNN architecture to classify photos by monuments
- Applied transfer learning (autoencoder) to augment classification abilities of the CNNs
- Achieved an accuracy of 0.85 for a 10-category classification problem

### **Smart Window** Team Leader, University of Michigan

Jan 2019 - May 2019 Ann Arbor, MI

• Built a gesture-controlled window with a touchscreen that can self-adjust the opening angle based on multiple weather indices

• Converted and wrote C libraries for the touchscreen and the gesture sensor. Integrated peripherals to SmartFusion FPGA with APB3, SPI, and I2C interfaces, and implemented interrupt handlers to update data from sensors

#### Airline Review Evaluation (Supervised Learning)

Jan 2019 - Mar 2019

Developer, University of Michigan

Ann Arbor, MI

- Trained Linear/Quadratic-Kernel Support Vector Machines (SVM) to classify the sentiment of twitter reviews
- Evaluated various hyperparameters and pre-processing methods with cross-validation

## **INTERNSHIP AND ACTIVITIES**

## University of Michigan

Sep 2018 - Present Ann Arbor, MI

Research Assistant, Department of CSE • Conduct research on computer architecture and domain-specific accelerators

University of Michigan

Grader, Department of EECS

Sep 2018 - May 2019

• Graded students' assignments and exam papers

# Shanghai Jiao Tong University

Sep 2017 - Jan 2018

Ann Arbor, MI

Teaching Assistant

Shanghai, China

• Held office hours and discussions to help students understand course material • Helped design, grade, and proctor exams and assignments

### **Network & Information Management Organization**

Oct 2016 - Oct 2017 Shanghai, China

Network Manager

• Maintained local switches and resolved clients' network problems on site

# **MISCELLANEOUS**

- Skills: C/C++, Python, Java, Verilog, JavaScript, React, FPGA, PSpice, MATLAB, Mathematica, LaTeX
- Interests: Machine Learning, Computer Architecture, Domain-specific Accelerators, Software Development, Embedded System