


Pseudo Céce, Lab 1 Flow Clare, Labor Start up. S executes, preps board and commands Mains Runs, Starts at Initialization label In stralize cook for Port F Set Directon vegister Disable Analog limbing Mear Post catrol Kield to use par us 6PIO O'vsalle Alterace Multins Enable PORT E Digital IIO Functions I albert code stores now Load Data from PORT E DATA address Set Regieves 3-5 to x 38 to make but compulsion EOR Data with each regresser 3-5. AND Registers 3-5 with respective bit trying to keep in register Logu This right but in legisland 3-5 will in B&Z position (**-**AND all 3 raresters to getner **-**Store result in Port E DATA address to control LED 0 100p to Step 9 0 petition in eight complete year -PROPER ATTRICT ON ST 0 0 TED WILL | TED OF IN AND IONIE THE PART OF THE PA A DE STATE OF STATE O -



```
; ********* main.s ********
    ; Program written by: HYDER SHAD
    ; Date Created: 1/22/2016
    ; Last Modified: 2/2/2016 6:38 PM
    ; Section: THURSDAY 2-3 PM
    ; Instructor: V. JANAPA
    ; Lab number: 1
    ; Brief description of the program
    ; The overall objective of this system is a digital lock
10
    ; Hardware connections
11
    ; PE3 is switch input (1 means switch is not pressed, 0 means switch is pressed)
                            (1 means switch is not pressed, 0 means switch is pressed)
12
       PE4 is switch input
       PE5 is switch input (1 means switch is not pressed, 0 means switch is pressed)
13
    ; PE2 is LED output (0 means door is locked, 1 means door is unlocked)
14
15
    ; The specific operation of this system is to
16
       unlock if all three switches are pressed
17
18
    GPIO PORTE DATA R
                             EQU
                                   0x400243FC
19
    GPIO PORTE DIR R
                             EQU
                                   0x40024400
20
    GPIO PORTE AFSEL R
                             EQU
                                   0x40024420
    GPIO_PORTE_DEN_R
21
                             EQU
                                   0x4002451C
     GPIO_PORTE_AMSEL_R
22
                             EQU
                                   0x40024528
23
     GPIO_PORTE_PCTL_R
                             EQU
                                   0x4002452C
24
     SYSCTL RCGCGPIO R
                             EQU
                                   0x400FE608
25
26
           AREA
                   |.text|, CODE, READONLY, ALIGN=2
27
           THUMB
           EXPORT Start
28
29
30
    INIT
            ; 1) activate clock for Port E
         LDR RO, =SYSCTL RCGCGPIO R
31
32
         LDR R1, [R0]
33
         MOV R1, #0X10
                                         ; SET BIT 4 HIGH TO ENABLE PORT E CLOCK
34
         STR R1, [R0]
35
         NOP
36
        NOP
                                         ; allow time to finish activating
37
        NOP
38
39
         ; 2) set direction register
40
41
         LDR RO, =GPIO PORTE DIR R
                                       ; SET BIT 2 HIGH FOR PE2 TO BE OUTPUT
42
         MOV R1, #0X04
43
         STR R1, [R0]
44
4.5
         ; 3) disable analog functionality
47
         LDR RO, =GPIO PORTE AMSEL R
                                      ; DISABLE ANALOG CAPABILITIES, SOLEY DIGITAL I/O
48
         MOV R1, \#0x0
49
         STR R1, [R0]
50
51
         ; 4) configure as GPIO
52
53
         LDR RO, =GPIO PORTE PCTL R
54
55
         MOV R2, \#0x0
                                  ; CLEAR PORT CONTROL FIELD TO SET UP PINS FOR GPIO
56
         STR R2, [R0]
57
58
         ;5) regular port function
59
60
         LDR RO, =GPIO PORTE AFSEL R
                                        ; DISABLE ALT FUNCTIONS FOR BIN BY SETTING BITS TO ZERO
         MOV R1, #0
61
62
         STR R1, [R0]
63
64
         ;6) enable digital port
65
         LDR RO, =GPIO_PORTE_DEN_R
66
                                      ; R1 = &GPIO_PORTD_DEN_R
67
         MOV R1, #0x3C
                                     ; ENABLE DIGITAL I/O ON PINS 5-2
68
         STR R1, [R0]
69
         BX LR
70
71
     Start
72
                                      ; [R1] = R0
             BL INIT
```

C:\Keil\EE319KwareSpring2016\Lab1_EE319K_asm\main.s

```
74
75
             LDR RO, =GPIO_PORTE_DATA_R
76
    loop
             LDR R1, [R0] ; LOAD DATA FROM PORT E PINS
77
             MOV R3, #0X38; STORE X38 VALUE TO PERFORM EXCLUSIVE OR OPERATION TO TURN LED ON OR OFF
78
            MOV R4, #0X38
79
             MOV R5, #0X38
80
             EOR R3, R1, R3
81
             AND R3, #0X08; KEEP JUST BIT 3
82
             EOR R4, R1, R4
             AND R4, #0X10; KEEP JUST BIT 4
83
84
             EOR R5, R1, R5
             AND R5, #0X20; KEEP JUST BIT 5
85
             LSR R3, #1 ; LEFT SHIFT EACH OF THE BITS INTO THE BIT 2
86
87
             LSR R4, #2
             LSR R5, #3
88
             AND R3, R4, R3 ; IF EOR RESULTED IN 1 IN EACH BIT POSITION, EACH SWITCH WAS PRESSED, THEREFORE
    IF ALL SWITCHES PRESSED,
90
                             ;THREE BITS ANDED TOGETHER AND STORED IN DATA REGISTER TO WRITE LED HIGH (BIT 2
    HIGH) AND TURN IT ON
91
            AND R3, R5, R3
92
             STR R3, [R0]
                      ; REPEAT CHECK FOR SWITCHES
93
             B loop
94
95
96
           ALIGN
                        ; make sure the end of this section is aligned
97
          END
                        ; end of file
```