

# **Lab 1 (All Sections) Prelab: Introduction to MIPS instructions**

**Name:**

**Sign the following statement:**

**On my honor, as an Aggie, I have neither given nor received unauthorized aid on this academic work**

## **I Read It!!**

Please mark the following Checkbox to indicate you have read all the material of the "Lab Procedures and Policies" document .

## **1 Objective**

The main objective of this prelab is to familiarize you with several basic MIPS instructions and their appropriate encoding formats.

## 2 Prerequisites

Before proceeding, you should learn basic MIPS instructions such `add`, `sub`, `addi`, `lw`, `sw` and their appropriate formats (refer to Sections 2.2-2.5 of the text book).

## 3 Introduction

Before commanding a computer's hardware, you must speak its language. The words of a computer language are called *instructions*, and its vocabulary is called an *instruction set*. For example, the following `add` instruction tells a computer to add the two variables `b` and `c` and store the result in `a`.

```
add a, b, c
```

In this lab, we will explore several instructions in the MIPS instruction set and understand their encoding formats.

## 4 Instruction encoding

Instructions inside the computer are represented as a series of ones and zeros (binary digits).

For example the instruction `add $t0, $s1, $s2` is encoded as:

000000	10001	10010	01000	00000	100000
6bits	5bits	5bits	5bits	5bits	6bits

Each of these segments of an instruction is called a *field*. The first and last fields in combination tell the MIPS computer that this instruction performs addition. The second field specifies the number of the register which corresponds to the first source operand of the addition operation ( $17 = \$s1$ ). The third field specifies the second source operand ( $18 = \$s2$ ), and the fourth field specifies the register to hold the result ( $8 = \$t0$ ). The fifth field is unused in this instruction, so it is set to 0.

This layout of the instruction is referred to as instruction format. In MIPS, the size of each instruction is exactly of 32 bits. The instruction format in MIPS can be categorized as register (*R*), immediate (*I*), or jump (*J*). The above example is an R-format instruction. For this lab, we will concentrate on the register (*R*) and immediate (*I*) formats.

**Note:** A *word* is defined as the unit of access in a computer. In MIPS, all data and instruction accesses are 32-bits and hence a 32-bit value is called a word in MIPS.

Most of the processors have a restriction on the alignment of data. In MIPS, we have this alignment restriction; words in MIPS must start at addresses that are multiples of 4.

For the following questions, feel free to use the MIPS reference card that can be found on the last page.

## 5 Questions

1. Write down the representation of R- and I-format instructions. Explain the purpose of each field in the instruction.

2. Which of the following are Register or Immediate type instructions? Place the appropriate letter (R or I) next to them:

sub		andi		beq	
lw		slt		srl	

3. Write the binary encoding for the following instructions. Clearly indicate the different fields in the encoding.

add \$s1,\$s2,\$s3	
addi \$s1, \$s2,40	
sub \$s6,\$s7,\$t3	

4. Translate the following high-level code into assembly language. Assume variables  $a - c$  are held in registers  $\$s0 - \$s2$  and  $f - j$  are in  $\$s3 - \$s7$

**a=b-c;**

```
f=(g+h)-(i+j);
```

5. Write an assembly program to swap the contents of 2 variables stored in registers \$4 and \$5.

6. Read the tutorial on the MARS MIPS simulator. In lab we will be using MARS to simulate a simple MIPS processor. The MARS tutorial can be found at:

<http://courses.missouristate.edu/KenVollmar/MARS/tutorial.htm>

You can install MARS on your computer to get better understanding of the simulator.

I have read the MARS tutorial .

CORE INSTRUCTION SET				OPCODE / FUNCT (Hex)	
NAME, MNEMONIC	FOR-MAT	OPERATION (in Verilog)			
Add	add	R	$R[rd] = R[rs] + R[rt]$	(1)	0 / 20 <sub>hex</sub>
Add Immediate	addi	I	$R[rt] = R[rs] + \text{SignExtImm}$	(1,2)	8 <sub>hex</sub>
Add Imm. Unsigned	addiu	I	$R[rt] = R[rs] + \text{SignExtImm}$	(2)	9 <sub>hex</sub>
Add Unsigned	addu	R	$R[rd] = R[rs] + R[rt]$		0 / 21 <sub>hex</sub>
And	and	R	$R[rd] = R[rs] \& R[rt]$		0 / 24 <sub>hex</sub>
And Immediate	andi	I	$R[rt] = R[rs] \& \text{ZeroExtImm}$	(3)	c <sub>hex</sub>
Branch On Equal	beq	I	if( $R[rs] == R[rt]$ ) $PC = PC + 4 + \text{BranchAddr}$	(4)	4 <sub>hex</sub>
Branch On Not Equal	bne	I	if( $R[rs] != R[rt]$ ) $PC = PC + 4 + \text{BranchAddr}$	(4)	5 <sub>hex</sub>
Jump	j	J	$PC = \text{JumpAddr}$	(5)	2 <sub>hex</sub>
Jump And Link	jal	J	$R[31] = PC + 8; PC = \text{JumpAddr}$	(5)	3 <sub>hex</sub>
Jump Register	jrr	R	$PC = R[rs]$		0 / 08 <sub>hex</sub>
Load Byte Unsigned	lbu	I	$R[rt] = \{24'b0, M[R[rs] + \text{SignExtImm}](7:0)\}$	(2)	24 <sub>hex</sub>
Load Halfword Unsigned	lhu	I	$R[rt] = \{16'b0, M[R[rs] + \text{SignExtImm}](15:0)\}$	(2)	25 <sub>hex</sub>
Load Linked	ll	I	$R[rt] = M[R[rs] + \text{SignExtImm}]$	(2,7)	30 <sub>hex</sub>
Load Upper Imm.	lui	I	$R[rt] = \{\text{imm}, 16'b0\}$		f <sub>hex</sub>
Load Word	lw	I	$R[rt] = M[R[rs] + \text{SignExtImm}]$	(2)	23 <sub>hex</sub>
Nor	nor	R	$R[rd] = \sim (R[rs]   R[rt])$		0 / 27 <sub>hex</sub>
Or	or	R	$R[rd] = R[rs]   R[rt]$		0 / 25 <sub>hex</sub>
Or Immediate	ori	I	$R[rt] = R[rs]   \text{ZeroExtImm}$	(3)	d <sub>hex</sub>
Set Less Than	slt	R	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$		0 / 2a <sub>hex</sub>
Set Less Than Imm.	slti	I	$R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$	(2)	a <sub>hex</sub>
Set Less Than Imm. Unsigned	sltiu	I	$R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$	(2,6)	b <sub>hex</sub>
Set Less Than Unsig.	sltu	R	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$	(6)	0 / 2b <sub>hex</sub>
Shift Left Logical	sll	R	$R[rd] = R[rt] \ll \text{shamt}$		0 / 00 <sub>hex</sub>
Shift Right Logical	srl	R	$R[rd] = R[rt] \gg \text{shamt}$		0 / 02 <sub>hex</sub>
Store Byte	sb	I	$M[R[rs] + \text{SignExtImm}](7:0) = R[rt](7:0)$	(2)	28 <sub>hex</sub>
Store Conditional	sc	I	$M[R[rs] + \text{SignExtImm}] = R[rt];$ $R[rt] = (\text{atomic}) ? 1 : 0$	(2,7)	38 <sub>hex</sub>
Store Halfword	sh	I	$M[R[rs] + \text{SignExtImm}](15:0) = R[rt](15:0)$	(2)	29 <sub>hex</sub>
Store Word	sw	I	$M[R[rs] + \text{SignExtImm}] = R[rt]$	(2)	2b <sub>hex</sub>
Subtract	sub	R	$R[rd] = R[rs] - R[rt]$	(1)	0 / 22 <sub>hex</sub>
Subtract Unsigned	subu	R	$R[rd] = R[rs] - R[rt]$		0 / 23 <sub>hex</sub>

(1) May cause overflow exception

(2)  $\text{SignExtImm} = \{16\{\text{immediate}[15]\}, \text{immediate}\}$ (3)  $\text{ZeroExtImm} = \{16\{1b'0\}, \text{immediate}\}$ (4)  $\text{BranchAddr} = \{14\{\text{immediate}[15]\}, \text{immediate}, 2'b0\}$ (5)  $\text{JumpAddr} = \{PC + 4[31:28], \text{address}, 2'b0\}$ 

(6) Operands considered unsigned numbers (vs. 2's comp.)

(7) Atomic test&set pair;  $R[rt] = 1$  if pair atomic, 0 if not atomic**BASIC INSTRUCTION FORMATS**

R	opcode	rs	rt	rd	shamt	funct
	31	26 25	21 20	16 15	11 10	6 5
I	opcode	rs	rt	immediate		
	31	26 25	21 20	16 15		0
J	opcode	address				
	31	26 25				0