

ARM Core Cortex™-M0 (AT510) Errata Notice

This document contains all errata known at the date of issue in supported releases up to and including revision r0p0 of Cortex-M0.

Proprietary notice

Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM Limited in the EU and other countries, except as otherwise stated below in this proprietary notice. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM Limited in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This document is intended only to assist the reader in the use of the product. ARM Limited shall not be liable for any loss or damage arising from the use of any information in this document, or any error or omission in such information, or any incorrect use of the product.

Document confidentiality status

This document is Non Confidential.

Web address

http://www.arm.com/

Date of Issue: 26-Mar-2009

Feedback on the product

If you have any comments or suggestions about this product, contact your supplier giving:

- The product name
- A concise explanation of your comments

Feedback on this document

If you have any comments on about this document, please send an email to support-cores@arm.com giving:

- The document title
- The documents number
- The page number(s) to which your comments refer
- A concise explanation of your comments

General suggestion for additions and improvements are also welcome.

Contents

| INTRODUCTION | 5 |
|--------------------------------------|----|
| ERRATA SUMMARY TABLE | 7 |
| ERRATA - CATEGORY 1 | 8 |
| There are no Errata in this Category | 8 |
| ERRATA - CATEGORY 2 | 9 |
| There are no Errata in this Category | 9 |
| ERRATA - CATEGORY 3 | 10 |
| There are no Errata in this Category | 10 |

Introduction

Scope

This document describes errata categorised by level of severity. Each description includes:

- · a unique defect tracking identifier
- the current status of the defect
- where the implementation deviates from the specification and the conditions under which erroneous behavior occurs
- the implications of the erratum with respect to typical applications
- the application and limitations of a 'work-around' where possible

Categorisation of Errata

Errata recorded in this document are split into three levels of severity:

| Category 1 | the product in all, or the majority of applications, rendering the device unusable. |
|------------|---|
| Category 2 | Behavior that contravenes the specified behavior and that might limit or severely impair the intended use of specified features, but does not render the product unusable in all or the majority of applications. |
| Category 3 | Behavior that was not the originally intended behavior but should not cause any problems in applications. |

ARM Errata Notice

Date of Issue: 26-Mar-2009

Change Control

26 Mar 2009: Changes in Document v1

First revision of document with no errata listed

Date of Issue: 26-Mar-2009

Errata Summary Table

The errata associated with this product affect product versions as below.

A cell shown thus **X** indicates that the defect affects the revision shown at the top of that column.

Cortex™-M0 (AT510) Document Revision **1.0**

Errata - Category 1

There are no Errata in this Category

Errata - Category 2

There are no Errata in this Category

Errata - Category 3

There are no Errata in this Category