

Architecture Synthesis for Linear Time-Invariant Filters

Antoine Martinet

CITI lab,
INRIA's SOCRATE Team,

Under the supervision of
Florent de Dinechin

2 February - 31 July, 2015

- 1 Introduction
 - Fundamentals
 - FIR, IIR
 - State-Space representation
 - The SIF: a unified realization representation
- 2 Signal processing and filters
 - Size computation
 - WCPG
 - The FloPoCo Framework: computing just right
 - KCM and SOPCs
 - Architecture generation
- 3 Implementation
- 4 Future Work


Introduction

Fundamentals: signal processing and filters

LTI Filters

LTI (Linear Time Invariant) filters are particular filters that are:

- Linear: outputs are linear combinations of inputs (allows to use linear algebra definitions)
- Time-Invariant: all coefficients are constant




What is the purpose of this work?

- Lopez's PhD thesis states how to compute LTI filters in software:
 - ordonancing issues
 - fixed size
- The goal here is to do such a work in hardware, where we have more flexibility:
 - full parallelism
 - arbitrary size

In this context, constraints become degrees of freedom.

FIR definition:


$$y(k) = \sum_{i=0}^n b_i u(k-i) \quad (1)$$



Abstract architecture for the direct form realization of an LTI filter

IIR definition:


$$y(k) = \sum_{i=0}^n b_i u(k-i) - \sum_{i=0}^n a_i y(k-i) \quad (1)$$



Abstract architecture for the direct form realization of an LTI filter

IIR definition:


$$y(k) = \sum_{i=0}^n b_i u(k-i) - \sum_{i=0}^n a_i y(k-i) \quad (1)$$



Abstract architecture for the direct form realization of an LTI filter

IIR definition:

$$y(k) = \sum_{i=0}^n b_i u(k-i) - \sum_{i=0}^n a_i y(k-i) \quad (1)$$



Abstract architecture for the direct form realization of an LTI filter

Here we have loop-backs, so registers:

Loop-backs \iff Registers

We can generalise by introducing state registers.

State-Space representation

The “ABCD” form

Let's define $\mathbf{x}(k)$ a state vector (hardware register)

$$\begin{cases} \mathbf{x}(k+1) = \mathbf{A}\mathbf{x}(k) + \mathbf{B}\mathbf{u}(k) \\ \mathbf{y}(k+1) = \mathbf{C}\mathbf{x}(k) + \mathbf{D}\mathbf{u}(k) \end{cases} \quad (2)$$

With:

$$\begin{aligned} \mathbf{A} &\in \mathbb{R}^{n_x \times n_x}, \quad \mathbf{B} \in \mathbb{R}^{n_x \times n_u}, \\ \mathbf{C} &\in \mathbb{R}^{n_y \times n_x}, \quad \mathbf{D} \in \mathbb{R}^{n_y \times n_u} \end{aligned}$$

Equivalent matrix formulation:

$$\begin{pmatrix} \mathbf{x}(k+1) \\ \mathbf{y}(k+1) \end{pmatrix} = \begin{pmatrix} \mathbf{A} & \mathbf{B} \\ \mathbf{C} & \mathbf{D} \end{pmatrix} \begin{pmatrix} \mathbf{x}(k) \\ \mathbf{u}(k) \end{pmatrix} \quad (3)$$

The SIF: a unified realization representation

Definition of the SIF

Problems with ABCD:

- *lsb* and *msb* computations have to be rebuilt for each new filter in this form.
- this doesn't give an explicit order in the operations

The SIF generalizes the state-space.

Addition: $\mathbf{t}(k)$ describes the operations order:

$$\begin{pmatrix} \mathbf{J} & \mathbf{0} & \mathbf{0} \\ -\mathbf{K} & \mathbf{I}_{n_x} & \mathbf{0} \\ -\mathbf{L} & \mathbf{0} & \mathbf{I}_{n_y} \end{pmatrix} \begin{pmatrix} \mathbf{t}(k+1) \\ \mathbf{x}(k+1) \\ \mathbf{y}(k) \end{pmatrix} = \begin{pmatrix} \mathbf{0} & \mathbf{M} & \mathbf{N} \\ \mathbf{0} & \mathbf{P} & \mathbf{Q} \\ \mathbf{0} & \mathbf{R} & \mathbf{S} \end{pmatrix} \begin{pmatrix} \mathbf{t}(k) \\ \mathbf{x}(k) \\ \mathbf{u}(k) \end{pmatrix} \quad (4)$$

The SIF: a unified realization representation

The SIF as an algorithm

```

for int  $i = 0 ; i \leq n_t ; i++$  do
    |
    
$$\mathbf{t}_i(k+1) \leftarrow - \sum_{j=1}^{n_x} \mathbf{J}_{ij} \mathbf{t}_j(k+1) + \sum_{j=1}^{n_x} \mathbf{M}_{ij} \mathbf{x}_j(k) + \sum_{j=1}^{n_u} \mathbf{N}_{ij} \mathbf{u}_j(k)$$

end
for int  $i = 0 ; i \leq n_x ; i++$  do
    |
    
$$\mathbf{x}_i(k+1) \leftarrow \sum_{j=1}^{n_t} \mathbf{K}_{ij} \mathbf{t}_j(k+1) + \sum_{j=1}^{n_x} \mathbf{P}_{ij} \mathbf{x}_j(k) + \sum_{j=1}^{n_u} \mathbf{Q}_{ij} \mathbf{u}_j(k)$$

end
for int  $i = 0 ; i \leq n_y ; i++$  do
    |
    
$$\mathbf{y}_i(k) \leftarrow \sum_{j=1}^{n_t} \mathbf{L}_{ij} \mathbf{t}_j(k+1) + \sum_{j=1}^{n_x} \mathbf{R}_{ij} \mathbf{x}_j(k) + \sum_{j=1}^{n_u} \mathbf{S}_{ij} \mathbf{u}_j(k)$$

end

```

Algorithm 1: Computation of SIF outputs from inputs

whatever

Error definition


Let's define: $v' = n_t + n_x + n_y$

ξ will be the desired error. Errors introduced by SOPCs:

$$\varepsilon'_v(k) = \begin{pmatrix} \varepsilon_t(k) \\ \varepsilon_x(k) \\ \varepsilon_y(k) \end{pmatrix} = \begin{pmatrix} \varepsilon_{t_1}(k) \\ \varepsilon_{t_2}(k) \\ \vdots \\ \varepsilon_{t_{n_t}}(k) \\ \varepsilon_{x_1}(k) \\ \varepsilon_{x_2}(k) \\ \vdots \\ \varepsilon_{x_{n_x}}(k) \\ \varepsilon_{y_1}(k) \\ \varepsilon_{y_2}(k) \\ \vdots \\ \varepsilon_{y_{n_y}}(k) \end{pmatrix} \quad (5)$$

Total error: $\varepsilon_{v'}^*(k)$ defined as $\varepsilon'_v(k)$

Point of view about error



A signal view of the error propagation with respect to the ideal filter

$$|\langle\langle\mathcal{H}_\epsilon\rangle\rangle| \cdot 2^{lsb_{v'}+1} < \xi_i \quad (6)$$

Definition of the Worst-Case-Peak-Gain (WCPG)

$$\|\mathcal{H}\|_{wcpg} = \sup_{u \neq 0} \frac{\|h * u\|_{l^\infty}}{\|u\|_{l^\infty}} \quad (7)$$

M'sieu on a rien fait c'est pas nous.

Here we use FloPoCo, which is a C++ framework which first purpose is to generate floating point cores in VHDL. It is described

in Florent de Dinechin and Bogdan Pasca. [Designing custom arithmetic data paths with FloPoCo.](#)

IEEE Design & Test of Computers, 28(4):18–27, July 2011

<http://flopoco.gforge.inria.fr/>




Figure: The FixRealKCM method when x_i is split in 3 chunks

Figure: KCM-based SPOC architecture for $n_c = 4$, each input being split into 3 chunks

Architecture generation algorithm


computePrecisions([*msbs*, *lsbs*][[]]) //get the matrix of *msbs* *lsbs*,
functions of the *wcp*g.

```
for i=1; i=Z.size(); i++ do
|   row[ ]= Z[i][ ] //pick first row of Z
|   for j=1; j=1; j=Z.size() j++ do
|   |   assign(SOPC[i, row[j], "T", "X", "U", [msbs,lsbs][i][j])
|   end
|   Second pass for wiring.
end
```

Algorithm 2: Architecture Generation Algorithm

Example


$$Z = \begin{array}{c|cccccccccccc} 1 & 0 & 0 & 0 & 0 & 0 & m_{1,1} & 0 & 0 & 0 & 0 & 0 \\ \hline p_{2,1} & 1 & 0 & 0 & 0 & 0 & 0 & m_{2,2} & 0 & 0 & 0 & 0 \\ \hline p_{3,1} & p_{3,2} & 1 & 0 & 0 & 0 & 0 & 0 & m_{3,3} & 0 & 0 & 0 \\ \hline p_{4,1} & p_{4,2} & p_{4,3} & 1 & 0 & 0 & 0 & 0 & 0 & m_{4,4} & 0 & 0 \\ \hline p_{5,1} & p_{5,2} & p_{5,3} & p_{5,4} & 1 & 0 & 0 & 0 & 0 & 0 & m_{5,5} & 0 \\ \hline k_{1,1} & 1 & 0 & 0 & 0 & 0 & p_{1,1} & 0 & 0 & 0 & 0 & q_{1,1} \\ \hline k_{2,1} & 0 & 1 & 0 & 0 & 0 & 0 & p_{2,2} & 0 & 0 & 0 & q_{2,1} \\ \hline k_{3,1} & 0 & 0 & 1 & 0 & 0 & 0 & 0 & p_{3,3} & 0 & 0 & q_{3,1} \\ \hline k_{4,1} & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & p_{4,4} & 0 & q_{4,1} \\ \hline k_{5,1} & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & p_{5,5} & q_{5,1} \\ \hline 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{array}$$




Example

$$Z = \begin{pmatrix} 1 & 0 & 0 & 0 & 0 & m_{1,1} & 0 & 0 & 0 & 0 & 0 \\ j_{2,1} & 1 & 0 & 0 & 0 & 0 & m_{2,2} & 0 & 0 & 0 & 0 \\ j_{3,1} & j_{3,2} & 1 & 0 & 0 & 0 & 0 & m_{3,3} & 0 & 0 & 0 \\ j_{4,1} & j_{4,2} & j_{4,3} & 1 & 0 & 0 & 0 & 0 & m_{4,4} & 0 & 0 \\ j_{5,1} & j_{5,2} & j_{5,3} & j_{5,4} & 1 & 0 & 0 & 0 & 0 & m_{5,5} & 0 \\ k_{1,1} & 1 & 0 & 0 & 0 & p_{1,1} & 0 & 0 & 0 & 0 & q_{1,1} \\ k_{2,1} & 0 & 1 & 0 & 0 & 0 & p_{2,2} & 0 & 0 & 0 & q_{2,1} \\ k_{3,1} & 0 & 0 & 1 & 0 & 0 & 0 & p_{3,3} & 0 & 0 & q_{3,1} \\ k_{4,1} & 0 & 0 & 0 & 1 & 0 & 0 & 0 & p_{4,4} & 0 & q_{4,1} \\ k_{5,1} & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & p_{5,5} & q_{5,1} \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{pmatrix}$$

Example



Example



Future Work

- Removal of power of two: adapt KCM and SOPC FloPoCo cores
- Sub-filter detection: open question for either Front-End and Back-End
- Precision calculations improvement
- File format re-specification

Conclusion

To conclude

References

Small bibliography



Florent de Dinechin and Bogdan Pasca.

Designing custom arithmetic data paths with FloPoCo.

IEEE Design & Test of Computers, 28(4):18–27, July 2011.

Any question?