

Architecture Synthesis for Linear Time-Invariant Filters

Antoine Martinet

CITI lab,
INRIA's SOCRATE Team,

Under the supervision of
Florent de Dinechin

2 February - 31 July, 2015

Table of Contents

- 1 Signal processing and filters
 - Fundamentals, Purpose
 - FIR, IIR
 - State-Space representation
 - The SIF: a unified realization representation
- 2 Overview of the implementation
 - The FloPoCo Framework: computing just right
 - Basic block: SOPC
 - Architecture generation
- 3 Details of the implementation
 - WCPG
- 4 Future Work


Table of Contents

- 1 Signal processing and filters
 - Fundamentals, Purpose
 - FIR, IIR
 - State-Space representation
 - The SIF: a unified realization representation
- 2 Overview of the implementation
 - The FloPoCo Framework: computing just right
 - Basic block: SOPC
 - Architecture generation
- 3 Details of the implementation
 - WCPG
- 4 Future Work

Introduction: LTI Filters

LTI Filters

Signal: temporal variable $x(k)$ with $\{x(k)\}_{k \geq 0} \in \mathbb{R}$



LTI (Linear Time Invariant) filters are particular filters that are:

- Linear: outputs are linear combinations of inputs (allows to use linear algebra definitions)
- Time-Invariant: all coefficients are constant

Purpose of this work

What is the purpose of this work?


- Lopez's PhD thesis states how to compute LTI filters in software:
 - scheduling issues
 - fixed size
- The goal here is to do such a work in hardware, where we have more flexibility:
 - full parallelism
 - arbitrary size

In this context, constraints become degrees of freedom.

FIR, IIR

FIR definition:

$$y(k) = \sum_{i=0}^n b_i u(k-i) \quad (1)$$




Abstract architecture for the direct form realization of an FIR filter

FIR, IIR

IIR definition:

$$y(k) = \sum_{i=0}^n b_i u(k-i) - \sum_{i=0}^n a_i y(k-i) \quad (1)$$




Abstract architecture for the direct form realization of an IIR filter

FIR, IIR

IIR definition:

$$y(k) = \sum_{i=0}^n b_i u(k-i) - \sum_{i=0}^n a_i y(k-i) \quad (1)$$




Abstract architecture for the direct form realization of an IIR filter

FIR, IIR

IIR definition:

$$y(k) = \sum_{i=0}^n b_i u(k-i) - \sum_{i=0}^n a_i y(k-i) \quad (1)$$



Abstract architecture for the direct form realization of an IIR filter

State-Space representation

The “ABCD” form

Let's define $\mathbf{x}(k)$ a state vector (hardware register)

$$\begin{cases} \mathbf{x}(k+1) = \mathbf{A}\mathbf{x}(k) + \mathbf{B}\mathbf{u}(k) \\ \mathbf{y}(k+1) = \mathbf{C}\mathbf{x}(k) + \mathbf{D}\mathbf{u}(k) \end{cases} \quad (2)$$

With:

$$\begin{aligned} \mathbf{A} &\in \mathbb{R}^{n_x \times n_x}, \quad \mathbf{B} \in \mathbb{R}^{n_x \times n_u}, \\ \mathbf{C} &\in \mathbb{R}^{n_y \times n_x}, \quad \mathbf{D} \in \mathbb{R}^{n_y \times n_u} \end{aligned}$$

Equivalent matrix formulation:

$$\begin{pmatrix} \mathbf{x}(k+1) \\ \mathbf{y}(k+1) \end{pmatrix} = \begin{pmatrix} \mathbf{A} & \mathbf{B} \\ \mathbf{C} & \mathbf{D} \end{pmatrix} \begin{pmatrix} \mathbf{x}(k) \\ \mathbf{u}(k) \end{pmatrix} \quad (3)$$

The SIF: a unified realization representation

Definition of the SIF

Problems with ABCD:

- *lsb* and *msb* computations have to be rebuilt for each new filter in this form.
- this doesn't give an explicit order in the operations

The SIF generalizes the state-space.

Addition: $\mathbf{t}(k)$ describes the operations order:

$$\begin{pmatrix} \mathbf{J} & \mathbf{0} & \mathbf{0} \\ -\mathbf{K} & \mathbf{I}_{n_x} & \mathbf{0} \\ -\mathbf{L} & \mathbf{0} & \mathbf{I}_{n_y} \end{pmatrix} \begin{pmatrix} \mathbf{t}(k+1) \\ \mathbf{x}(k+1) \\ \mathbf{y}(k) \end{pmatrix} = \begin{pmatrix} \mathbf{0} & \mathbf{M} & \mathbf{N} \\ \mathbf{0} & \mathbf{P} & \mathbf{Q} \\ \mathbf{0} & \mathbf{R} & \mathbf{S} \end{pmatrix} \begin{pmatrix} \mathbf{t}(k) \\ \mathbf{x}(k) \\ \mathbf{u}(k) \end{pmatrix} \quad (4)$$

The SIF: a unified realization representation

The SIF as an algorithm

```

for int i = 0 ; i ≤ nt; i++ do
    |
    
$$\mathbf{t}_i(k+1) \leftarrow - \sum_{j < i} \mathbf{J}_{ij} \mathbf{t}_j(k+1) + \sum_{j=1}^{n_x} \mathbf{M}_{ij} \mathbf{x}_j(k) + \sum_{j=1}^{n_u} \mathbf{N}_{ij} \mathbf{u}_j(k)$$

    |
end
for int i = 0 ; i ≤ nx; i++ do
    |
    
$$\mathbf{x}_i(k+1) \leftarrow \sum_{j=1}^{n_t} \mathbf{K}_{ij} \mathbf{t}_j(k+1) + \sum_{j=1}^{n_x} \mathbf{P}_{ij} \mathbf{x}_j(k) + \sum_{j=1}^{n_u} \mathbf{Q}_{ij} \mathbf{u}_j(k)$$

    |
end
for int i = 0 ; i ≤ ny; i++ do
    |
    
$$\mathbf{y}_i(k) \leftarrow \sum_{j=1}^{n_t} \mathbf{L}_{ij} \mathbf{t}_j(k+1) + \sum_{j=1}^{n_x} \mathbf{R}_{ij} \mathbf{x}_j(k) + \sum_{j=1}^{n_u} \mathbf{S}_{ij} \mathbf{u}_j(k)$$

    |
end

```

Algorithm 1: Computation of SIF outputs from inputs

The SIF: a unified realization representation

Workflow




Figure: Workflow overview of tools usage

Table of Contents


- 1 Signal processing and filters
 - Fundamentals, Purpose
 - FIR, IIR
 - State-Space representation
 - The SIF: a unified realization representation
- 2 Overview of the implementation
 - The FloPoCo Framework: computing just right
 - Basic block: SOPC
 - Architecture generation
- 3 Details of the implementation
 - WCPG
- 4 Future Work

The FloPoCo Framework: computing just right

FloPoCo:

- C++ framework
- Target: FPGAs
- Work: generating arithmetical cores in VHDL computing just right
- Reference: <http://flopoco.gforge.inria.fr/>

Basic block: SOPC



SOPC architecture: based on the KCM architecture, split in 3 chunks

Architecture generation algorithm

computeMSBSLSBS($[msbs, lsbs][[]]$) //get the matrix of msbs lsbs.

for $i=1; i=Z.size(); i++$ **do**

 row[] = Z[i][] //pick first row of Z

for $j=1; j=1; j=Z.size() j++$ **do**

 assign(SOPC[i], row[j], "T", "X", "U", [msbs,lsbs][i][j])

end

 Second pass for wiring.


end

Algorithm 2: Architecture Generation Algorithm

Example

$$Z =$$

1	0	0	0	0	$m_{1,1}$	0	0	0	0	0
$p_{2,1}$	1	0	0	0	0	$m_{2,2}$	0	0	0	0
$p_{3,1}$	$p_{3,2}$	1	0	0	0	0	$m_{3,3}$	0	0	0
$p_{4,1}$	$p_{4,2}$	$p_{4,3}$	1	0	0	0	0	$m_{4,4}$	0	0
$p_{5,1}$	$p_{5,2}$	$p_{5,3}$	$p_{5,4}$	1	0	0	0	0	$m_{5,5}$	0
$k_{1,1}$	1	0	0	0	0	$p_{1,1}$	0	0	0	$q_{1,1}$
$k_{2,1}$	0	1	0	0	0	$p_{2,2}$	0	0	0	$q_{2,1}$
$k_{3,1}$	0	0	1	0	0	0	$p_{3,3}$	0	0	$q_{3,1}$
$k_{4,1}$	0	0	0	1	0	0	0	$p_{4,4}$	0	$q_{4,1}$
$k_{5,1}$	0	0	0	0	0	0	0	0	$p_{5,5}$	$q_{5,1}$
1	0	0	0	0	0	0	0	0	0	0




Example

Each line will be a SOPC

$$Z = \begin{pmatrix} 1 & 0 & 0 & 0 & 0 & m_{1,1} & 0 & 0 & 0 & 0 & 0 \\ j_{2,1} & 1 & 0 & 0 & 0 & 0 & m_{2,2} & 0 & 0 & 0 & 0 \\ j_{3,1} & j_{3,2} & 1 & 0 & 0 & 0 & 0 & m_{3,3} & 0 & 0 & 0 \\ j_{4,1} & j_{4,2} & j_{4,3} & 1 & 0 & 0 & 0 & 0 & m_{4,4} & 0 & 0 \\ j_{5,1} & j_{5,2} & j_{5,3} & j_{5,4} & 1 & 0 & 0 & 0 & 0 & m_{5,5} & 0 \\ k_{1,1} & 1 & 0 & 0 & 0 & p_{1,1} & 0 & 0 & 0 & 0 & q_{1,1} \\ k_{2,1} & 0 & 1 & 0 & 0 & 0 & p_{2,2} & 0 & 0 & 0 & q_{2,1} \\ k_{3,1} & 0 & 0 & 1 & 0 & 0 & 0 & p_{3,3} & 0 & 0 & q_{3,1} \\ k_{4,1} & 0 & 0 & 0 & 1 & 0 & 0 & 0 & p_{4,4} & 0 & q_{4,1} \\ k_{5,1} & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & p_{5,5} & q_{5,1} \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{pmatrix}$$

Example



Example





Table of Contents

- 1 Signal processing and filters
 - Fundamentals, Purpose
 - FIR, IIR
 - State-Space representation
 - The SIF: a unified realization representation
- 2 Overview of the implementation
 - The FloPoCo Framework: computing just right
 - Basic block: SOPC
 - Architecture generation
- 3 Details of the implementation
 - WCPG
- 4 Future Work

Computing the MSB



$$\|\mathcal{H}\|_{wcpG} = \sup_{u \neq 0} \frac{\|h * u\|_{l^\infty}}{\|u\|_{l^\infty}} \quad (5)$$

This computation is done by colleagues in LIP6.

Computing the LSB: Error definition

Let's define:


$$\mathbf{v}' = \begin{pmatrix} \mathbf{t}(k+1) \\ \mathbf{x}(k+1) \\ \mathbf{y}(k) \end{pmatrix} \quad (6)$$

Errors introduced by SOPCs:

$$\boldsymbol{\varepsilon}_{\mathbf{v}'}(k) = \begin{pmatrix} \boldsymbol{\varepsilon}_t(k) \\ \boldsymbol{\varepsilon}_x(k) \\ \boldsymbol{\varepsilon}_y(k) \end{pmatrix} = \begin{pmatrix} \varepsilon_{t_1}(k) \\ \varepsilon_{t_2}(k) \\ \vdots \\ \varepsilon_{t_{n_t}}(k) \\ \varepsilon_{x_1}(k) \\ \varepsilon_{x_2}(k) \\ \vdots \\ \varepsilon_{x_{n_x}}(k) \\ \varepsilon_{y_1}(k) \\ \varepsilon_{y_2}(k) \\ \vdots \\ \varepsilon_{y_{n_y}}(k) \end{pmatrix} \quad (7)$$


$\boldsymbol{\varepsilon}_{\mathbf{v}'}^*(k)$ will represent the total error and is defined similarly to $\boldsymbol{\varepsilon}_{\mathbf{v}'}(k)$

Computing the LSB: Point of view about error



A signal view of the error propagation with respect to the ideal filter

Computing the LSB: Point of view about error



A signal view of the error propagation with respect to the ideal filter

Computing the LSB: Impact of errors

```
for int i = 0 ; i ≤ nt; i++ do
```

```
    ti(k + 1) ←
```

$$- \sum_{j < i} \mathbf{J}_{ij} \mathbf{t}_j(k+1) + \sum_{j=1}^{n_x} \mathbf{M}_{ij} \mathbf{x}_j(k) + \sum_{j=1}^{n_u} \mathbf{N}_{ij} \mathbf{u}_j(k) + \epsilon_{t_i}(k)$$

```
end
```

```
for int i = 0 ; i ≤ nx; i++ do
```

$$\mathbf{x}_i(k+1) \leftarrow \sum_{j=1}^{n_t} \mathbf{K}_{ij} \mathbf{t}_j(k+1) + \sum_{j=1}^{n_x} \mathbf{P}_{ij} \mathbf{x}_j(k) + \sum_{j=1}^{n_u} \mathbf{Q}_{ij} \mathbf{u}_j(k) + \epsilon_{x_i}(k)$$

```
end
```

```
for int i = 0 ; i ≤ ny; i++ do
```

$$\mathbf{y}_i(k) \leftarrow \sum_{j=1}^{n_t} \mathbf{L}_{ij} \mathbf{t}_j(k+1) + \sum_{j=1}^{n_x} \mathbf{R}_{ij} \mathbf{x}_j(k) + \sum_{j=1}^{n_u} \mathbf{S}_{ij} \mathbf{u}_j(k) + \epsilon_{y_i}(k)$$

```
end
```

Algorithm 3: Computation of SIF outputs from inputs

Computing the LSB: current solution

Main constraint:

$$\epsilon_v < 2^{-lsb_v} \quad (8)$$

Transformed into the following constraint:

$$|\langle \langle \mathcal{H}_\epsilon \rangle \rangle| \cdot 2^{lsb_{v'}+1} < 2^{-lsb_{y_i}} \quad (9)$$

Lopez gives a simple solution that matches the fixed size constraint.

In the present case, a better solution is achievable at the end of this work.

Table of Contents

- 1 Signal processing and filters
 - Fundamentals, Purpose
 - FIR, IIR
 - State-Space representation
 - The SIF: a unified realization representation
- 2 Overview of the implementation
 - The FloPoCo Framework: computing just right
 - Basic block: SOPC
 - Architecture generation
- 3 Details of the implementation
 - WCPG
- 4 Future Work

Future Work

- Removal of power of two: adapt KCM and SOPC FloPoCo cores
- Sub-filter detection: open question for either Front-End and Back-End
- Precision calculations improvement
- File format re-specification

Conclusion

To conclude

- Adapting LTI Filters generation from software to hardware
- Reuse of Lopez's calculations in our context
- Implementation for FPGAs in a parametric view

Any question?

Full definition of the SIF


$$\begin{pmatrix} \mathbf{J} & \mathbf{0} & \mathbf{0} \\ -\mathbf{K} & \mathbf{I}_{n_x} & \mathbf{0} \\ -\mathbf{L} & \mathbf{0} & \mathbf{I}_{n_y} \end{pmatrix} \begin{pmatrix} \mathbf{t}(k+1) \\ \mathbf{x}(k+1) \\ \mathbf{y}(k) \end{pmatrix} = \begin{pmatrix} \mathbf{0} & \mathbf{M} & \mathbf{N} \\ \mathbf{0} & \mathbf{P} & \mathbf{Q} \\ \mathbf{0} & \mathbf{R} & \mathbf{S} \end{pmatrix} \begin{pmatrix} \mathbf{t}(k) \\ \mathbf{x}(k) \\ \mathbf{u}(k) \end{pmatrix} \quad (10)$$

With:

$$\begin{aligned} \mathbf{J} &\in \mathbb{R}^{n_t \times n_t}, \mathbf{M} \in \mathbb{R}^{n_t \times n_x}, \mathbf{N} \in \mathbb{R}^{n_t \times n_u}, \\ \mathbf{K} &\in \mathbb{R}^{n_x \times n_t}, \mathbf{P} \in \mathbb{R}^{n_x \times n_x}, \mathbf{Q} \in \mathbb{R}^{n_x \times n_u}, \end{aligned} \quad (11)$$

$$\mathbf{L} \in \mathbb{R}^{n_y \times n_t}, \mathbf{R} \in \mathbb{R}^{n_y \times n_x}, \mathbf{S} \in \mathbb{R}^{n_y \times n_u}, \quad (12)$$

KCM multiplier



The FixRealKCM method when x_i is split in 3 chunks

Mathematical definition of a filter \mathcal{H}

Definition of a filter: $\mathbf{y} = \mathcal{H}(\mathbf{u})$ With $\dim(\mathbf{y}) = n_y$ and,
 $\dim(\mathbf{u}) = n_u$

Linearity:

$$\mathcal{H}(\alpha \cdot \mathbf{u}_1 + \beta \cdot \mathbf{u}_2) = \alpha \cdot \mathcal{H}(\mathbf{u}_1) + \beta \cdot \mathcal{H}(\mathbf{u}_2)$$

Time invariance:

$$\{\mathcal{H}(\mathbf{u})(k - k_0)\}_{k \geq 0} = \mathcal{H}(\{\mathbf{u}(k - k_0)\}_{k \geq 0})$$

Impulse response

$$u = \sum_{i \geq 0} u(i) \delta_i$$

Where δ_l is a Dirac impulsions centered in l :

$$\delta_l(k) = \begin{cases} 1 & \text{when } k = l \\ 0 & \text{else} \end{cases} \quad (13)$$

Computation of the outputs:

References I

Small bibliography



K.D. Chapman.

Fast integer multipliers fit in FPGAs (EDN 1993 design idea winner).
EDN magazine, 39(10):80, May 1993.



S. Chevillard, M. Joldeş, and C. Lauter.

Sollya: An environment for the development of numerical codes.
In K. Fukuda, J. van der Hoeven, M. Joswig, and N. Takayama, editors, *Mathematical Software - ICMS 2010*, volume 6327 of *Lecture Notes in Computer Science*, pages 28–31, Heidelberg, Germany, September 2010. Springer.



Florent de Dinechin, Matei Istoan, and Abdelbassat Massouri.

Sum-of-product architectures computing just right.
In Application-Specific Systems, Architectures and Processors (ASAP). IEEE, 2014.



Florent de Dinechin and Bogdan Pasca.

Designing custom arithmetic data paths with FloPoCo.
IEEE Design & Test of Computers, 28(4):18–27, July 2011.



Thibaut Hilaire.

Analyse et synthèse de l'implémentation de lois de contrôle-commande en précision finie.
PhD thesis, Université de Nantes, 2006.

References II



P.Chawdhry I.Njabeleke, R.Pannett and C.Burrows.

Design of h-infinity loop-shaping controllers for fluid power systems.

In *IEEE Colloquium Robust Control - Theory, Software and Applications*, 1997.



J.F.Whidborne and R.H.Istepanian.

Reduction of controller fragility by pole sensitivity minimization.

In *Int. J.Control*, 2000.



G.Li J.Wu, S.Chen and J.Chu.

Constructing sparse realizations of finite precision digital controllers based on a closed-loop stability related measure.

In *IEEE Proc. Control Theory and Applications*, 2003.



Benoit Lopez.

Implémentation optimale de filtres linéaires en arithmétique virgule fixe.

PhD thesis, Université Paris VI, 2014.



P.Chevel T.Hilaire and J.F.Whidbornz.

A unifying framework for finite wordlength realizations.

In *IEEE*, 2007.



P.Chevel T.Hilaire and Y.Trinquet.

Implicit state-space representation: a unifying framework for FWL implementation of LTI systems.

In *Proc. of the 16th IFAC World Congress.*, 2005.

References III



[A. Volkova, T. Hilaire, and C. Lauter.](#)

Reliable evaluation of the Worst-Case Peak Gain matrix in multiple precision.

In *IEEE Symposium on Computer Arithmetic*, 2015.