

2 Spiplinings when processor can work simultaneously on multiple instructions Branch prediction , when the processor looks ahead in the instructions and predicts which groups of instructions are likely to be processed next Data flow analysis: the processor analyzes which instroctions are dependent on each other's result or data to create an optimized schedule of instructions See speculative execution: when processor uses the branch prediction and data analysis to speculatively execute instructions ahead of Sheir actual appearance and holding the result in temporary locations b) A verage CPI = (1x 0.65) + (2 x 0.15) + (4 x 0.15) + (8x 0.05) = 1.95 MIPS = = 800 x 106 = 410 Speed up = Time to execute program on a single processor

Time to execute program on 4 parallel processor $= \frac{1}{(1-f) + \frac{f}{4}} = \frac{1.43}{(1-0.4) + \frac{0.4}{4}} = 1.43$

- 3 1. A disabled interrupt Simply means that processor will agnore that interrupt and it will remain pending until the processor teable interrupts again.

 this will cause all interrupts to be executed in sequential order
 - 2. second approach to define priorities for interrupts and to allow higher Priority interrupts to cause alover priority interrupts handeler to be interrupted this will course a result in mixed sequential and nested interrupts.
 - 1 Centralized arbitration: where there is the consider to a single hardware device is responsible to allocating time on the bus, "bus controller or arbitrations."

distributed arbitration: where poteach module contains occess control logic and all modules work to gether to share the bus

Sequential accessi where memory is organized into undto of data, called records, access must be made in a specific temer too linear sequence. For example: Tape units

Direct access: where individual blocks or records has a unique address based on physical location. Access made by direct to reach ageneral vicinity than sequential search for each final location

For example i) Disk' Unit

Random access: each addressable location in memory has a unique physically wired-in addressing machanism

for example 2 Main memory

9

9

9 9

9

0

9

0

9

3

9

9 9

3

9

9 9

As	sociative: This is a random access type memory
	withability to make comparision of desired
	bit locations within a vord for specified
	match
	For example: Cache menories
00	because prosessor during the course of execution memory reterences tend to cluster the
	- Hat for to reasons Hoops are sub routines and operat
	on tables and arrays
	on quinte, and anney
6	it increase the speed of processing when his occurs
0	increase the speed of processing there will
	processor get data stom sast memory and the
	processor.get data from fast memory and there will be noneed to wait for slower main memory.
	DRAM is simpler and smaller and stores data in
~	as charge in capacitors
	SRAM is faster and stores data Using traditions
	Slip-flop logic-gate configuration
(2)	(0.9 x 0101) + (0.1 x (0.1)= 0.019
0	(0.9 × 0.01) + (0.1 × (0.1+0.01))= 0.02 µs
-	(0,4x 0,01) 4 (0,1x (0,110,01))
0	0 1 1 2000 - 1000 - 100 - 100 - 1
(e)	for single-error-correcting
	ν
	2^-1 ≥ 32 + K
K=	$2^{k}-1 \geqslant 32+k$ $6:2^{6}-1 \geqslant 32+6$
	for single-error-correction and Double-Error-De
	k = 6 + 1 = 7
	N=011-1
	March 1997

Scanned with CamScanner

