

Principles of Computers

7th Lecture

<http://d3s.mff.cuni.cz/~jezek>

Department of
Distributed and
Dependable
Systems



Pavel Ježek, Ph.D.


pavel.jezek@d3s.mff.cuni.cz




CHARLES UNIVERSITY IN PRAGUE

faculty of mathematics and physics


History




History




History




History




History



History




History






History



History



Basic Instructions (6502 vs. x86)



6502 machine code	Intel x86 (IA-32) machine code	Comment
		<p>← Offset from instruction's start (base) address</p> <p>← Actual bytes of instruction's machine code</p>

Basic Instructions (6502 vs. x86)



6502 machine code	Intel x86 (IA-32) machine code	Comment
0 \$EA	0 \$90	← Offset from instruction's start (base) address ← Actual bytes of instruction's machine code <i>No operation (just do nothing)</i>

Basic Instructions (6502 vs. x86)



6502 machine code	Intel x86 (IA-32) machine code	Comment
0 $\$EA$ $PC := PC + 1$	0 $\$90$ $EIP := EIP + 1$	\leftarrow Offset from instruction's start (base) address \leftarrow Actual bytes of instruction's machine code <i>No operation (just do nothing and continue to next instruction)</i>

Instruction size in bytes

Basic Instructions (6502 vs. x86)



6502 machine code	Intel x86 (IA-32) machine code	Comment
0 \$EA $PC := PC + 1$	0 \$90 $EIP := EIP + 1$	\leftarrow Offset from instruction's start (base) address \leftarrow Actual bytes of instruction's machine code <i>No operation (just do nothing and continue to next instruction)</i>
$0 \quad 1 \quad 2$ \$4C $xx_0 \quad xx_1$ $PC := \$xx_1xx_0$	$0 \quad 1 \quad 2 \quad 3 \quad 4$ \$E9 $xx_0 \quad xx_1 \quad xx_2 \quad xx_3$ $EIP := \$xx_3xx_2xx_1xx_0$	\leftarrow Offset from instruction's start (base) address \leftarrow Actual bytes of instruction's machine code <i>Direct jump to target address x</i>
<div>Jump/branch instruction</div>		

Basic Instructions (6502 vs. x86)



6502 machine code	Intel x86 (IA-32) machine code	Comment
<p>0 \$EA</p> <p>PC := PC + 1</p>	<p>0 \$90</p> <p>EIP := EIP + 1</p>	<p>← Offset from instruction's start (base) address ← Actual bytes of instruction's machine code</p> <p><i>No operation (just do nothing and continue to next instruction)</i></p>
<div>16-bit PC → 2 byte argument</div> <div>32-bit EIP → 4 byte argument</div>		
<p>0 1 2 \$4C xx_0 xx_1</p> <p>PC := $\\$xx_1xx_0$</p>	<p>0 1 2 3 4 \$E9 xx_0 xx_1 xx_2 xx_3</p> <p>EIP := $\\$xx_3xx_2xx_1xx_0$</p>	<p>← Offset from instruction's start (base) address ← Actual bytes of instruction's machine code</p> <p><i>Direct jump to target address x</i></p>
<div>Jump/branch instruction</div>		

Basic Instructions (6502 vs. x86)



6502 machine code	Intel x86 (IA-32) machine code	Comment
<p>0 \$EA</p> <p>PC := PC + 1</p>	<p>0 \$90</p> <p>EIP := EIP + 1</p>	<p>← Offset from instruction's start (base) address ← Actual bytes of instruction's machine code</p> <p><i>No operation (just do nothing and continue to next instruction)</i></p>
<p>16-bit PC → 2 byte argument</p> <p>0 1 2 \$4C XX_0 XX_1</p> <p>6502 is LE CPU arch.</p> <p>PC := $\\$XX_1XX_0$</p>	<p>32-bit EIP → 4 byte argument</p> <p>0 1 2 3 4 \$E9 XX_0 XX_1 XX_2 XX_3</p> <p>x86 is LE CPU arch.</p> <p>EIP := $\\$XX_3XX_2XX_1XX_0$</p>	<p>← Offset from instruction's start (base) address ← Actual bytes of instruction's machine code</p> <p><i>Direct jump to target address x</i></p>
<p>Jump/branch instruction</p>		

Basic Instructions (6502 vs. x86)



6502 machine code	Intel x86 (IA-32) machine code	Comment
<p>0 \$EA</p> <p>PC := PC + 1</p> <p>6502 assembler: NOP</p>	<p>0 \$90</p> <p>EIP := EIP + 1</p> <p>Intel assembler: NOP</p>	<p>← Offset from instruction's start (base) address ← Actual bytes of instruction's machine code</p> <p><i>No operation (just do nothing and continue to next instruction)</i></p>
<p>0 1 2 \$4C xx₀ xx₁</p> <p>PC := \$xx₁xx₀</p> <p>6502 assembler: JMP \$xx₁xx₀</p>	<p>0 1 2 3 4 \$E9 xx₀ xx₁ xx₂ xx₃</p> <p>EIP := \$xx₃xx₂xx₁xx₀</p> <p>Intel assembler: JMP xx₃xx₂xx₁xx₀h</p>	<p>← Offset from instruction's start (base) address ← Actual bytes of instruction's machine code</p> <p><i>Direct jump to target address x</i></p>

Basic Instructions (6502 vs. x86)



6502 machine code	Intel x86 (IA-32) machine code	Comment
0 \$EA $PC := PC + 1$ <i>6502 assembler:</i> NOP	0 \$90 $EIP := EIP + 1$ <i>Intel assembler:</i> NOP	\leftarrow Offset from instruction's start (base) address \leftarrow Actual bytes of instruction's machine code <i>No operation (just do nothing and continue to next instruction)</i>
0 1 2 \$4C xx_0 xx_1 $PC := \$xx_1xx_0$ <i>6502 assembler:</i> JMP \$xx₁xx₀	0 1 2 3 4 \$E9 xx_0 xx_1 xx_2 xx_3 $EIP := \$xx_3xx_2xx_1xx_0$ <i>Intel assembler:</i> JMP xx₃xx₂xx₁xx₀h	\leftarrow Offset from instruction's start (base) address \leftarrow Actual bytes of instruction's machine code <i>Direct jump to target address x</i>

JMP 00000005h in assembler is 15 bytes in UTF-8 encoding including newline:

00000000: 4A 4D 50 20 30 30 30 30|30 30 30 35 68 0D 0A | JMP 00000005h..

In machine code = 5 bytes:

E9 05 00 00 00

Basic Instructions (6502 vs. x86)



6502 machine code	Intel x86 (IA-32) machine code	Comment
0 \$EA $PC := PC + 1$ <i>6502 assembler:</i> NOP	0 \$90 $EIP := EIP + 1$ <i>Intel assembler:</i> NOP	\leftarrow Offset from instruction's start (base) address \leftarrow Actual bytes of instruction's machine code <i>No operation (just do nothing and continue to next instruction)</i>
0 1 2 \$4C xx_0 xx_1 $PC := \$xx_1xx_0$ <i>6502 assembler:</i> JMP \$xx₁xx₀	0 1 2 3 4 \$E9 xx_0 xx_1 xx_2 xx_3 $EIP := \$xx_3xx_2xx_1xx_0$ <i>Intel assembler:</i> JMP xx₃xx₂xx₁xx₀h	\leftarrow Offset from instruction's start (base) address \leftarrow Actual bytes of instruction's machine code <i>Direct jump to target address x</i>

JMP 00000005h in assembler is 15 bytes in UTF-8 encoding:

00000000: 4A 4D 50 20 30 30 30 30 | 30 30 30 35 68 0D 0A | JMP 00000005h..

In machine code = 5 bytes:
E9 05 00 00 00


x86 assembler (compiler)

Typical ISA Arithmetic Instructions

MIPS: $a := b \text{ op } c$

x86, 6502: $a := a \text{ op } b$

6502 Registers (Accumulator Architecture)



6502: 8-bit CPU with **16-bit** logical and physical **address spaces** (1:1 mapping between logical and physical addresses, i.e. logical address = physical address)

Load Instructions (6502)



6502 machine code	Comment
$\theta \quad 1$ $\$A9 \quad xx_\theta$ $A := \$xx_\theta$ $PC := PC + 2$ <i>6502 assembler:</i> LDA $\$xx_\theta$	\leftarrow Offset from instruction's start (base) address \leftarrow Actual bytes of instruction's machine code <i>Load 8-bit constant $\\$xx_\theta$ into A register.</i> <i>(Immediate load instruction)</i>

Load Instructions (6502)

6502 machine code	Comment
<p> 0 1 \$A9 xx_0 </p> <p> $A := \\$xx_0$ $PC := PC + 2$ </p> <p> <i>6502 assembler:</i> LDA #\$xx₀ </p>	<p> \leftarrow Offset from instruction's start (base) address \leftarrow Actual bytes of instruction's machine code </p> <p> <i>Load 8-bit constant $\\$xx_0$ into A register. (Immediate load instruction)</i> </p>
<p> 0 1 2 \$AD xx_0 xx_1 </p> <p> $A := \text{MemReadByte}(\\$xx_1xx_0)$ $PC := PC + 3$ </p> <p> <i>6502 assembler:</i> LDA $\\$xx_1xx_0$ </p>	<p> \leftarrow Offset from instruction's start (base) address \leftarrow Actual bytes of instruction's machine code </p> <p> <i>Read 8-bit value from (16-bit) address $\\$xx_1xx_0$ and load the 8-bit value into A register. (Load from absolute address)</i> </p>

Load Instructions (6502)

6502 machine code (LDA instruction variants)	Comment
$\begin{matrix} 0 & 1 \\ \$A9 & xx_0 \end{matrix}$ $A := \$xx_0$ LDA #\$xx₀	\leftarrow Offset from instruction's start (base) address \leftarrow Actual bytes of instruction's machine code \leftarrow Instruction behavior <i>8-bit immediate load into A register</i>
$\begin{matrix} 0 & 1 & 2 \\ $AD & xx_0 & xx_1 \end{matrix}$ $A := \text{MemReadByte}(\$xx_1xx_0)$ LDA \$xx₁xx₀	\leftarrow Offset from instruction's start (base) address \leftarrow Actual bytes of instruction's machine code \leftarrow Instruction behavior <i>8-bit load from absolute address into A register</i>
6502 machine code (LDX instruction variants)	Comment
$\begin{matrix} 0 & 1 \\ $A2 & xx_0 \end{matrix}$ $X := \$xx_0$ LDX #\$xx₀	\leftarrow Offset from instruction's start (base) address \leftarrow Actual bytes of instruction's machine code \leftarrow Instruction behavior <i>8-bit immediate load into X register</i>
$\begin{matrix} 0 & 1 & 2 \\ $AE & xx_0 & xx_1 \end{matrix}$ $X := \text{MemReadByte}(\$xx_1xx_0)$ LDX \$xx₁xx₀	\leftarrow Offset from instruction's start (base) address \leftarrow Actual bytes of instruction's machine code \leftarrow Instruction behavior <i>8-bit load from absolute address into X register</i>

Load Value Into Register

LDA # $\$xx$

LDA $\$xxxx$

LDX imm/addr

LDY imm/addr

A := xx

A := ($\$xxxx$)^

X := imm/addr

Y := imm/addr

2 different variants implies 2 different OPCODEs for LDX!

2 different variants implies additional 2 different OPCODEs for LDY!

& Store Value From Register

LDA # $\$xx$

LDA $\$xxxx$

LDX imm/addr

LDY imm/addr

STA $\$xxxx$

STX addr

STY addr

A := xx

A := ($\$xxxx$)^

X := imm/addr

Y := imm/addr

($\$xxxx$)^ := A

($\$addr$)^ := X

($\$addr$)^ := Y

Copy (Transfer) Value Between Registers

LDA #\$xx

LDA \$xxxx

LDX imm/addr

LDY imm/addr

STA \$xxxx

STX addr

STY addr

A := xx

A := (\$xxxx)^

X := imm/addr

Y := imm/addr

(\$xxxx)^ := A

(\$addr)^ := X

(\$addr)^ := Y

TAX

TXA

TAY

TYA

TSX

TXS

X := A

A := X

Y := A

A := Y

X := S

S := X