
# Principles of Computers 7<sup>th</sup> Lecture

http://d3s.mff.cuni.cz/~jezek




Pavel Ježek, Ph.D. pavel.jezek@d3s.mff.cuni.cz



















































6502 machine code	Intel x86 (IA-32) machine code	Comment
		← Offset from instruction's start (base) address ← Actual bytes of instruction's machine code



6502 machine code	Intel x86 (IA-32) machine code	Comment
0 \$EA	0 \$90	<ul> <li>← Offset from instruction's start (base) address</li> <li>← Actual bytes of instruction's machine code</li> </ul>
		No operation (just do nothing)



6502 machine code	Intel x86 (IA-32) machine code	Comment
0 \$EA	0 \$90	<ul> <li>← Offset from instruction's start (base) address</li> <li>← Actual bytes of instruction's machine code</li> </ul>
PC := PC + 1	EIP := EIP + 1  istruction size in bytes	No operation (just do nothing <b>and continue</b> to next instruction)



6502 machine code	Intel x86 (IA-32) machine code	Comment
0 \$EA	9 \$90	<ul> <li>← Offset from instruction's start (base) address</li> <li>← Actual bytes of instruction's machine code</li> </ul>
PC := PC + 1	EIP := EIP + 1	No operation (just do nothing and continue to next instruction)
0 1 2 \$4C xx <sub>0</sub> xx <sub>1</sub>	0 1 2 3 4 \$E9 xx <sub>0</sub> xx <sub>1</sub> xx <sub>2</sub> xx <sub>3</sub>	<ul> <li>← Offset from instruction's start (base) address</li> <li>← Actual bytes of instruction's machine code</li> </ul>
PC := $$xx_1xx_0$ Jump/branch	EIP := \$xx <sub>3</sub> xx <sub>2</sub> xx <sub>1</sub> xx <sub>0</sub> instruction	Direct jump to target address x



6502 machine code	Intel x86 (IA-32) machine code	Comment
0	0	← Offset from instruction's start (base) address
\$EA	\$90	← Actual bytes of instruction's machine code
PC := PC + 1	EIP := EIP + 1	No operation (just do nothing and continue
		to next instruction)
16-bit PC → 2 byte	argument 32-bit EIP → 4 byte a	rgument
0 1 2	0 1 2 3 4	← Offset from instruction's start (base) address
<b>\$4C</b> xx <sub>0</sub> xx <sub>1</sub>	\$E9 $xx_0 xx_1 xx_2 xx_3$	← Actual bytes of instruction's machine code
$PC := \$xx_1xx_0$	$EIP := $xx_3xx_2xx_1xx_0$	Direct jump to target address x
Jump/branch instruction		



6502 machine code	Intel x86 (IA-32) machine code	Comment
0 \$EA	0 \$90	<ul> <li>← Offset from instruction's start (base) address</li> <li>← Actual bytes of instruction's machine code</li> </ul>
PC := PC + 1  16-bit PC $\rightarrow$ 2 byte	EIP := EIP + 1  argument $32$ -bit EIP $\rightarrow$ 4 byte a	No operation (just do nothing and continue to next instruction)
		iguille it.
<b>0 1 2 LE</b> CPU arch.	0       1       2       3       4         \$E9       XX <sub>0</sub> XX <sub>1</sub> XX <sub>2</sub> XX <sub>3</sub>	<ul> <li>← Offset from instruction's start (base) address</li> <li>← Actual bytes of instruction's machine code</li> </ul>
$PC := \$xx_1xx_0$	$EIP := $xx_3xx_2xx_1xx_0$	Direct jump to target address x
Jump/branch instruction		



6502 machine code	Intel x86 (IA-32) machine code	Comment
0 \$EA	9 \$90	<ul> <li>← Offset from instruction's start (base) address</li> <li>← Actual bytes of instruction's machine code</li> </ul>
PC := PC + 1  6502 assembler: NOP	<pre>EIP := EIP + 1 Intel assembler: NOP</pre>	No operation (just do nothing and continue to next instruction)
0 1 2 \$4C xx <sub>0</sub> xx <sub>1</sub>	0 1 2 3 4 \$E9 xx <sub>0</sub> xx <sub>1</sub> xx <sub>2</sub> xx <sub>3</sub>	<ul> <li>← Offset from instruction's start (base) address</li> <li>← Actual bytes of instruction's machine code</li> </ul>
$PC := $xx_1xx_0$	$EIP := $xx_3xx_2xx_1xx_0$	Direct jump to target address x
6502 assembler: JMP \$xx <sub>1</sub> xx <sub>0</sub>	Intel assembler: JMP xx <sub>3</sub> xx <sub>2</sub> xx <sub>1</sub> xx <sub>0</sub> h	



6502 machine code	Intel x86 (IA-32) machine code	Comment
0	0	← Offset from instruction's start (base) address
\$EA	\$90	← Actual bytes of instruction's machine code
PC := PC + 1	EIP := EIP + 1	No operation (just do nothing and continue
		to next instruction)
6502 assembler:	Intel assembler:	
NOP	NOP	
0 1 2	0 1 2 3 4	← Offset from instruction's start (base) address
<b>\$4C</b> xx <sub>0</sub> xx <sub>1</sub>	$$E9  xx_0  xx_1  xx_2  xx_3$	← Actual bytes of instruction's machine code
$PC := $xx_1xx_0$	$EIP := $xx_3xx_2xx_1xx_0$	Direct jump to target address x
6502 assembler:	Intel assembler:	
JMP $\$xx_1xx_9$		
JIIP \$XX1XX0	JMP xx <sub>3</sub> xx <sub>2</sub> xx <sub>1</sub> xx <sub>0</sub> h	

JMP 00000005h in assembler is 15 bytes in UTF-8 encoding including newline:

00000000: 4A 4D 50 20 30 30 30 30|30 30 35 68 0D 0A | | | JMP 00000005h..

In machine code = 5 bytes:

E9 05 00 00 00



6502 machine code	Intel x86 (IA-32) machine code	Comment
0	0	← Offset from instruction's start (base) address
\$EA	\$90	← Actual bytes of instruction's machine code
PC := PC + 1	EIP := EIP + 1	No operation (just do nothing and continue
		to next instruction)
6502 assembler:	Intel assembler:	
NOP	NOP	
0 1 2	0 1 2 3 4	← Offset from instruction's start (base) address
<b>\$4C</b> xx <sub>0</sub> xx <sub>1</sub>	<b>\$E9</b> xx <sub>0</sub> xx <sub>1</sub> xx <sub>2</sub> xx <sub>3</sub>	← Actual bytes of instruction's machine code
$PC := \$xx_1xx_0$	$EIP := $xx_3xx_2xx_1xx_0$	Direct jump to target address x
6502 accompliant	Intol accomblant	
6502 assembler:	Intel assembler:	
JMP \$xx <sub>1</sub> xx <sub>0</sub>	JMP xx <sub>3</sub> xx <sub>2</sub> xx <sub>1</sub> xx <sub>0</sub> h	

JMP 0000005h in assembler is 15 bytes in UTF-8 encoding:

In machine code = 5 bytes:

E9 05 00 00 00

x86 assembler (compiler)




#### **Typical ISA Arithmetic Instructions**

```
MIPS: a := b op c
```

x86,6502: a := a op b



#### 6502 Registers (Accumulator Architecture)



**6502**: **8-bit CPU** with **16-bit** logical and physical **address space**s (1:1 mapping between logical and physical addresses, i.e. logical address = physical address)



## **Load Instructions (6502)**

6502 machine code	Comment
0 1 \$A9 xx <sub>0</sub>	<ul> <li>← Offset from instruction's start (base) address</li> <li>← Actual bytes of instruction's machine code</li> </ul>
A := \$xx <sub>0</sub> PC := PC + <b>2</b>	Load 8-bit constant \$xx <sub>0</sub> into A register. (Immediate load instruction)
6502 assembler: LDA #\$xx <sub>0</sub>	



## **Load Instructions (6502)**

6502 machine code	Comment
0 1 \$A9 xx <sub>0</sub>	<ul> <li>← Offset from instruction's start (base) address</li> <li>← Actual bytes of instruction's machine code</li> </ul>
A := \$xx <sub>0</sub> PC := PC + <b>2</b> 6502 assembler: LDA #\$xx <sub>0</sub>	Load 8-bit constant \$xx <sub>0</sub> into A register. (Immediate load instruction)
0 1 2 \$AD xx <sub>0</sub> xx <sub>1</sub>	← Offset from instruction's start (base) address ← Actual bytes of instruction's machine code
A := MemReadByte(\$xx <sub>1</sub> xx <sub>0</sub> ) PC := PC + 3	Read 8-bit value from (16-bit) address \$xx <sub>1</sub> xx <sub>0</sub> and load the 8-bit value into A register. (Load from absolute address)
6502 assembler: LDA \$xx <sub>1</sub> xx <sub>0</sub>	



## **Load Instructions (6502)**

6502 machine code (LDA instruction variants)	Comment
0 1 \$A9 xx <sub>0</sub> A := \$xx <sub>0</sub> LDA #\$xx <sub>0</sub>	<ul> <li>← Offset from instruction's start (base) address</li> <li>← Actual bytes of instruction's machine code</li> <li>← Instruction behavior</li> <li>8-bit immediate load into A register</li> </ul>
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	<ul> <li>← Offset from instruction's start (base) address</li> <li>← Actual bytes of instruction's machine code</li> <li>← Instruction behavior</li> <li>8-bit load from absolute address into A register</li> </ul>

6502 machine code (LDX instruction variants)	Comment
0 1 \$A2 xx <sub>0</sub> X := \$xx <sub>0</sub> LDX #\$xx <sub>0</sub>	<ul> <li>← Offset from instruction's start (base) address</li> <li>← Actual bytes of instruction's machine code</li> <li>← Instruction behavior</li> <li>8-bit immediate load into X register</li> </ul>
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	<ul> <li>← Offset from instruction's start (base) address</li> <li>← Actual bytes of instruction's machine code</li> <li>← Instruction behavior</li> <li>8-bit load from absolute address into X register</li> </ul>




#### **Load Value Into Register**

LDA #\$xx

LDA \$xxxx

LDX imm/addr

LDY imm/addr





#### & Store Value From Register

LDA #\$xx

LDA \$xxxx

LDX imm/addr

LDY imm/addr

STA \$xxxx

STX addr

STY addr

A := xx

 $A := (\$xxxx)^{\wedge}$ 

X := imm/addr

Y := imm/addr

 $(\$xxxx)^{\cdot} := A$ 

 $(\$addr)^{:= X}$ 

(\$addr)^ := Y



#### **Copy (Transfer) Value Between Registers**

LDA #\$xx

LDA \$xxxx

LDX imm/addr

LDY imm/addr

STA \$xxxx

STX addr

STY addr

A := xx

 $A := (\$xxxx)^{\wedge}$ 

X := imm/addr

Y := imm/addr

 $(\$xxxx)^{:=} A$ 

 $(\$addr)^{:= X}$ 

(\$addr)^ := Y

TAX

TXA

TAY

TYA

TSX

**TXS** 

X := A

A := X

Y := A

A := Y

X := S

S := X

