
MSI protocol is a simple cache coherence protocol. In this protocol, each cache line is labeled with a state:

- M: cache block has been modified.
- S: other caches may be sharing this block.
- I: cache block is invalid


C1 computes new value a=10 in register



MSI protocol is a simple cache coherence protocol. In this protocol, each cache line is labeled with a state:

- M: cache block has been modified.
- S: other caches may be sharing this block.
- I: cache block is invalid


Hardware invalidates all other copies of a



MSI protocol is a simple cache coherence protocol. In this protocol, each cache line is labeled with a state:

- M: cache block has been modified.
- S: other caches may be sharing this block.
- I: cache block is invalid


Hardware updates a in cache of C1 and marks it with 'M'



MSI protocol is a simple cache coherence protocol. In this protocol, each cache line is labeled with a state:

- M: cache block has been modified.
- S: other caches may be sharing this block.
- I: cache block is invalid

Hardware also updates 'a' in the shared memory



MSI protocol is a simple cache coherence protocol. In this protocol, each cache line is labeled with a state:

- M: cache block has been modified.
- S: other caches may be sharing this block.
- I: cache block is invalid

If Cn wants to load 'a' then 'a' will be brought from the shared memory to the local cache of Cn.

