Assignment-1

학과 : 로봇공학과
학번 : 2025077101
이름 : 임현진


-NOT gate VHDL code

```
library ieee;
use ieee.std_logic_1164.all;

entity not_gate is
    port (
        a : in std_logic;
        y : out std_logic
    );
end entity not_gate;


architecture behavioral of not_gate is
begin
    y <= not a;
end architecture behavioral;
```

-Import and simulate it in Logisim-evolution




-Verify

i) a=1



ii) a=0



not gate는 input값을 반전시킨 output이 나오기 때문에 a=1일 때는 y=0이고 a=0이면 y=1으로 결과값이 나온다.