Unconditional Branch (B)

opcode	address	
--------	---------	--

Conditional Branch (CB)

opcode	address	Rt
8 bits	19 bits	5 bits
- Example	CBZ X19, Exit // go to Exit if X19	0
180	Exit	19
8 bits	19 bits	5 bits

CBZ X19, 3 meaning [X19] == 0, then PC will move to PC+ (3x4)

	compare and branch on equal 0	CBZ X1, 25	1f (X1 0) go to PC + 100	Equal 0 test; PC-relative branch
Conditional branch	compare and branch on not equal 0	CBNZ X1, 25	1f (X1 !- 0) go to PC + 100	Not equal 0 test; PC-relative branch
	branch conditionally	B.cond 25	if (condition true) go to PC + 100	Test condition codes; if true, branch
	branch	B 2500	go to PC + 10000	Branch to target address; PC-relative
Unconditional branch	branch to register	BR X30	go to X30	For switch, procedure return
	branch with link	BL 2500	X30 - PC + 4; PC + 10000	For procedure call PC-relative

Data Transtur (D)

,					
	opcode	address	op2	Rn	Rt

	load register	LDUR X1, [X2,40]	X1 - Memory[X2 + 40]	Doubleword from memory to register
	store register	STUR X1, [X2,40]	Memory[X2 + 40] - X1	Doubleword from register to memory
Data	load signed word	LDURSW X1,[X2,40]	X1 = Memory[X2 + 40]	Word from memory to register
transfer	store word	STURW X1, [X2,40]	Memory[X2 + 40] = X1	Word from register to memory
	load half	LDURH X1, [X2,40]	X1 - Memory[X2 + 40]	Halfword memory to register
	store half	STURH X1, [X2,40]	Memory[X2 + 40] = X1	Halfword register to memory
	load byte	LDURB X1, [X2,40]	X1 - Memory[X2 + 40]	Byte from memory to register
	store byte	STURB X1, [X2,40]	Memory[X2 + 40] - X1	Byte from register to memory

Register (R)

opcode	Rm	shamt	Rn	Rd
11 bito	C hite-	C 1-14-	E Lite	E Like

	and	AND X1, X2,	Х3	X1 - X2 & X3	Three reg. operands; bit-by-bit ANI
	inclusive or	ORR X1, X2,	Х3	X1 - X2 X3	Three reg. operands; bit-by-bit OR
	exclusive or	EOR X1, X2,	Х3	X1 - X2 ^ X3	Three reg. operands; bit-by-bit XOR
	and immediate	ANDI X1, X2,	20	X1 = X2 & 20	Bit-by-bit AND reg. with constant
Logical	inclusive or immediate	ORRI X1, X2,	20	X1 = X2 20	Bit-by-bit OR reg. with constant
	exclusive or immediate	EORI X1, X2,	20	X1 - X2 ^ 20	Bit-by-bit XOR reg. with constant
	logical shift left	LSL X1, X2,	10	X1 = X2 << 10	Shift left by constant
	logical shift right	LSR X1, X2,	10	X1 = X2 >> 10	Shift right by constant

Logical shift left: Shift left and fill with 0 bits LSL by I bits multiplies by 2¹ Logical shift right: Shift right and fill with 0 bits LSR by I bits divides by 2¹ (unsigned only)

More conditions

- Condition codes, set from arithmetic instruction with S-suffix (ADDS, ADDIS, ANDS, ANDIS, SUBIS)
- ANUS, ANUIS, SUBS, SUBIS)

 negative (N): result had 1 in MSB

 zero (2): result was 0

 overlow (V): result overflowed

 carry (C): result had carryout from MSB
- Use subtract to set flags, then conditionally branch:
 - B.EQ B.NE

 - B.LT (less than, signed), B.LO (less than, unsigned)
 - BLE (less than or equal, signed), BLIS (less than or equal, unsigned)
 BLG (greater than, signed), B.HI (greater than, unsigned)
 B.GE (greater than or equal, signed),
 B.HS (greater than or equal, unsigned)