Processor Architecture #1

4190.308 Computer Architecture

Due Date: Thursday, November 6, 2014, 23:59 **Solution**

Submission: in paper form.

There will be a drop off box in class and in front of the CSAP Lab in

building 301, room 419.

Ouestion 1

Harvard and Von Neumann architecture

Explain difference between *Harvard* and *Von Neumann* architecture.

Under pure von Neumann architecture the CPU can be either reading an instruction or reading/writing data from/to the memory. Both cannot occur at the same time since the instructions and data use the same bus system. In a computer using the Harvard architecture, the CPU can both read an instruction and perform a data memory access at the same time, even without a cache. A Harvard architecture computer can thus be faster for a given circuit complexity because instruction fetches and data access do not contend for a single memory pathway.

Ouestion 2

The Y86 Instruction Set Architecture

For each byte sequences listed, determine the Y86 instruction sequence it encodes. If there is some invalid byte in the sequence, show the instruction sequence up to that point and indicate where the invalid value occurs. For each sequence, we show the starting address, then a colon, and then byte sequence.

A. 0x100:30f3fcfffffff40630008000000

```
0x100: 30f3fcffffff | irmovl $-4,%ebx
0x106: 406300080000 | rmmovl %esi, 0x800(%ebx)
0x10c: 00 | halt
```

B. 0x200:a06f80080200000030f30a00000090

C. 0x300:50540700000010f0b01f

D. 0x400:6113730004000000

E. 0x500:6362a0f0

Question 3

The Y86 Instruction Set Architecture

Write Y86 code on the right cell to implement a recursive sum function rSum, based on the following C code:

```
# int Sum(int *Start, int Count)
                              rSum: pushl %ebp
int rSum(int *Start, int Count)
                                    rrmovl %esp, %ebp
{
                                    pushl %ebx
                                                           # Save value of %ebx
    if (Count \leq 0)
                                    mrmovl 8(%ebp),%ebx # Get Start
        return 0;
                                    mrmovl 12(%ebp), %eax # Get Count
    return *Start + rSum(Start+1,
                                    andl %eax, %eax # Test value of Count
Count-1);
                                    jle L38
                                     irmovl $-1,%edx
                                    addl %edx, %eax
                                                         # Count--
                                                          # Push Count
                                    pushl %eax
                                    irmovl $4,%edx
                                     rrmovl %ebx, %eax
                                     addl %edx, %eax
                                    pushl %eax  # Push Start+1
call rSum  # Sum(Start+1, Count-1)
                                    mrmovl (%ebx), %edx
                                    addl %edx, %eax
                                                           # Add *Start
                                    jmp L39
                                                          # goto done
                                   xorl %eax, %eax # zreturn;
                              L38:
                                    mrmovl -4(%ebp), %ebx # done: Restore %ebx
                                    rrmovl %ebp,%esp # Deallocate stack frame
                                    popl %ebp
                                                          # restore %ebp
                                    ret
```

You might find it helpful to compile the C code on an IA32 machine and then translate the instructions to Y86.

Question 4

Logic Design and the Hardware Control Language HCL

Write HCL code describing a circuit that for word inputs **A**, **B**, and **C** selects the *median* of the three values. That is, the output equals the word lying between the minimum and maximum of the three inputs.