

Processor Architecture

Y86 Sequential Implementation




4190.308 Computer Architecture, Fall 2014


Recap: Y86 Instruction Set Overview




Recap: Y86 Instruction Set – cmovXX



Recap: Y86 Instruction Set – OPI




Recap: Y86 Instruction Set – jXX




Recap: Building Blocks

- Combinational Logic
 - Compute Boolean functions of inputs
 - Continuously respond to input changes
 - Operate on data and implement control



- Storage Elements
 - Store bits
 - Addressable memories
 - Non-addressable registers
 - Loaded only as clock rises



Recap: Hardware Control Language

- Very simple hardware description language
- Can only express limited aspects of hardware operation
 - Parts we want to explore and modify
- Data Types
 - bool: Boolean
 - a, b, c, ...
 - int: words
 - A, B, C, ...
 - Does not specify word size---bytes, 32-bit words, ...
- Statements
 - bool a = bool-expr;
 - int A = int-expr;

Recap: HCL Operations

- Classify by type of value returned
- Boolean Expressions
 - Logic Operations
 - a && b, a || b, !a
 - Word Comparisons
 - A == B, A != B, A < B, A <= B, A >= B, A > B
 - Set Membership
 - A in { B, C, D }
 - Same as A == B || A == C || A == D
- Word Expressions
 - Case expressions
 - [a:A;b:B;c:C]
 - ▶ Evaluate test expressions a, b, c, ... in sequence
 - ▶ Return word expression A, B, C, ... for first successful test


SEQ Hardware Structure

State

- Program counter register (PC)
- Condition code register (CC)
- Register File
- Memories
 - Access same memory space
 - Data: for reading/writing program data
 - Instruction: for reading instructions


Instruction Flow

- Read instruction at address specified by PC
- Process through stages
- Update program counter




SEQ Stages

- Fetch
 - Read instruction from instruction memory
- Decode
 - Read program registers
- Execute
 - Compute value or address
- Memory
 - Read or write data
- Write Back
 - Write program registers
- PC
 - Update program counter



Instruction Decoding



- Instruction Format
 - Instruction byte icode:ifun
 - Optional register byte rA:rB
 - Optional constant word valC

Executing Arithmetic/Logical Operations

OP1 rA, rB 6 fn rA rB

- Fetch
 - Read 2 bytes
- Decode
 - Read operand registers
- Execute
 - Perform operation
 - Set condition codes

- Memory
 - Do nothing
- Write back
 - Update register
- PC Update
 - Increment PC by 2

Stage Computation: Arithmetic/Logical Ops

	OPI rA, rB	
Fetch	icode:ifun $\leftarrow M_1[PC]$ rA:rB $\leftarrow M_1[PC+1]$	
	valP ← PC+2	
Decode	valA ← R[rA] valB ← R[rB]	
Execute	valE ← valB OP valA Set CC	
Memory		
Write back	R[rB] ← valE	
PC update	PC ← valP	

Read instruction byte Read register byte

Compute next PC
Read operand A
Read operand B
Perform ALU operation
Set condition code
register
Write back result

Update PC

- Formulate instruction execution as sequence of simple steps
- Use same general form for all instructions

Executing rmmovl

rmmovl rA, D(rB) 4 0 rA rB D

- Fetch
 - Read 6 bytes
- Decode
 - Read operand registers
- Execute
 - Compute effective address

- Memory
 - Write to memory
- Write back
 - Do nothing
- PC Update
 - Increment PC by 6

Stage Computation: rmmovl

	rmmovl rA, D(rB)		
Fetch	icode:ifun $\leftarrow M_1[PC]$ rA:rB $\leftarrow M_1[PC+1]$ valC $\leftarrow M_4[PC+2]$ valP $\leftarrow PC+6$		
Decode	$valA \leftarrow R[rA]$ $valB \leftarrow R[rB]$		
Execute	valE ← valB + valC		
Memory	M ₄ [valE] ← valA		
Write back			
PC update	PC ← valP		

Read instruction byte
Read register byte
Read displacement D
Compute next PC
Read operand A
Read operand B
Compute effective address

Write value to memory

Update PC

Use ALU for address computation

Executing popl

popl rA b 0 rA 8

- Fetch
 - Read 2 bytes
- Decode
 - Read stack pointer
- Execute
 - Increment stack pointer by 4

- Memory
 - Read from old stack pointer
- Write back
 - Update stack pointer
 - Write result to register
- PC Update
 - Increment PC by 2

Stage Computation: popl

	popl rA	
Fetch	icode:ifun $\leftarrow M_1[PC]$	
	$rA:rB \leftarrow M_1[PC+1]$	
	valP ← PC+2	
Decode	valA ← R[%esp]	
	valB ← R[%esp]	
Execute	valE ← valB + 4	
Memory	valM ← M₄[valA]	
Write back	R[%esp] ← valE	
	R[rA] ← valM	
PC update	PC ← valP	

Read instruction byte Read register byte

Compute next PC
Read stack pointer
Read stack pointer
Increment stack pointer

Read from stack
Update stack pointer
Write back result
Update PC

- Use ALU to increment stack pointer
- Must update two registers
 - Popped value and new stack pointer

Executing Jumps



- Fetch
 - Read 5 bytes
- Decode
 - Do nothing
- Execute
 - Determine whether to take branch based on jump condition and condition codes

- Memory
 - Do nothing
- Write back
 - Do nothing
- PC Update
 - Set PC to Dest if
 branch taken or to PC
 + 5 if not branch

Stage Computation: Jumps

	jXX Dest	
Fetch	icode:ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_4[PC+1]$ valP $\leftarrow PC+5$	
Decode		
Execute	Cnd ← Cond(CC,ifun)	
Memory		
Write		
back		
PC update	PC ← Cnd ? valC : valP	

Read instruction byte


Read destination address Fall through address

Take branch?

Update PC

- Compute both addresses
- Choose based on setting of condition codes and branch condition

Executing call



- Fetch
 - Read 5 bytes
- Decode
 - Read stack pointer
- Execute
 - Decrement stack pointer by 4

- Memory
 - Write PC + 5 to the memory location pointed to by the decremented stack pointer
- Write back
 - Update stack pointer
- PC Update
 - Set PC to Dest

Stage Computation: call

	call Dest	
Fetch	icode:ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_4[PC+1]$ valP $\leftarrow PC+5$	
Decode	valB ← R[%esp]	
Execute	valE ← valB + -4	
Memory	M₄[valE] ← valP	
Write back	R[%esp] ← valE	
PC update	PC ← valC	

Read instruction byte

Read destination address Compute return point

Read stack pointer


Decrement stack pointer

Write return value on stack Update stack pointer

Set PC to destination

Use ALU to decrement stack pointer

Executing ret



- Fetch
 - Read 1 byte
- Decode
 - Read stack pointer
- Execute
 - Increment stack pointer by 4

- Memory
 - Read return address from the memory location pointed to by the old stack pointer
- Write back
 - Update stack pointer
- PC Update
 - Set PC to return address

Stage Computation: ret

	ret		
Fetch	icode:ifun ← M₁[PC]		
Decode	$valA \leftarrow R[\$esp]$ $valB \leftarrow R[\$esp]$		
Execute	valE ← valB + 4		
Memory	valM ← M₄[valA]		
Write back	R[%esp] ← valE		
PC update	PC ← valM		

Read instruction byte

Read operand stack pointer Read operand stack pointer Increment stack pointer

Read return address Update stack pointer

Set PC to return address

- Use ALU to increment stack pointer
- Read return address from memory (stack)

Computation Steps

		OPI rA, rB
Fetch	icode,ifun	icode:ifun $\leftarrow M_1[PC]$
	rA,rB	$rA:rB \leftarrow M_1[PC+1]$
	valC	
	valP	valP ← PC+2
Decode	valA, srcA	valA ← R[rA]
	valB, srcB	valB ← R[rB]
Execute	valE	valE ← valB OP valA
Lxecute	Cond code	Set CC
Memory	valM	
Write back	dstE	R[rB] ← valE
	dstM	
PC update	PC	PC ← valP

Read instruction byte Read register byte [Read constant word] Compute next PC Read operand A Read operand B Perform ALU operation Set condition code register [Memory read/write] Write back ALU result [Write back memory result] Update PC

- All instructions follow the same general pattern
- Differ in what gets computed during each step

Computation Steps

		call Dest
Fetch	icode,ifun	icode:ifun $\leftarrow M_1[PC]$
	rA,rB	
	valC	valC ← M ₄ [PC+1]
	valP	valP ← PC+5
Decode	valA, srcA	
	valB, srcB	valB ← R[%esp]
Execute	valE	valE ← valB + -4
	Cond code	
Memory	valM	$M_4[valE] \leftarrow valP$
Write back	dstE	R[%esp] ← valE
	dstM	
PC update	PC	PC ← valC

Read instruction byte [Read register byte] Read constant word Compute next PC [Read operand A] Read operand B Perform ALU operation [Set condition code reg.] Memory read/write Write back ALU result [Write back memory result] Update PC

- All instructions follow the same general pattern
- Differ in what gets computed during each step

Computed Values

Fetch

icode Instruction code

ifun Instruction function

rA Instr. Register A

rB Instr. Register B

valC Instruction constant

valP Incremented PC

Decode

srcA Register ID A

srcB Register ID B

dstE Destination Register E

dstM Destination Register M

valA Register value A

valB Register value B

Execute

valE ALU result

Cnd Branch/move flag

Memory

valM Value from memory



SEQ Hardware

Key

Blue boxes: predesigned hardware Memory

blocks

E.g., memories, ALU

Gray boxes : control logic


Described in HCL

White ovals: labels for signals

Thick lines: 32-bit word values

Thin lines: 4-8 bit values

Dotted lines: 1-bit values



PC


Execute

Decode

Fetch


Fetch Logic #1

- Predefined Blocks
 - PC : Register containing PC
 - Instruction memory : Read 6 bytes (PC to PC+5)
 - Signal invalid address
 - Split : Divide instruction byte into icode and ifun
 - Align: Get fields for rA, rB, and valC




Fetch Logic #2

- Control Logic
 - Instr. Valid
 - Is this instruction valid?
 - icode, ifun
 - Generate no-op if invalid address
 - Need regids
 - Does this instruction have a register byte?
 - Need valC
 - Does this instruction have a constant word?




Fetch Control Logic in HCL

```
# Determine instruction code
int icode = [
       imem error: INOP;
       1: imem icode;
1;
# Determine instruction function
int ifun = [
       imem error: FNONE;
       1: imem ifun;
1;
```




Fetch Control Logic in HCL



Decode Logic

- Register File
 - Read ports A, B
 - Write ports E, M
 - Addresses are register IDs or 15 (0xF) (no access)
- Control Logic
 - srcA, srcB: read port addresses
 - dstE, dstM: write port addresses
- Signals
 - Cnd: Indicate whether or not to perform conditional move
 - -> Computed in Execute stage



A Source

```
OPI rA, rB
Decode
           valA \leftarrow R[rA]
                                       Read operand A
           cmovXX rA, rB
Decode
           valA \leftarrow R[rA]
                                        Read operand A
           rmmovl rA, D(rB)
Decode
                                        Read operand A
           valA \leftarrow R[rA]
           rA lgog
Decode
           valA \leftarrow R[\$esp]
                                        Read stack pointer
           iXX Dest
Decode
                                        No operand
           call Dest
Decode
                                        No operand
           ret
Decode
           valA \leftarrow R[\$esp]
                                       Read stack pointer
```

```
int srcA = [
    icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : rA;
    icode in { IPOPL, IRET } : RESP;
    1 : RNONE; # Don't need register
];
```


E Destination

```
OPI rA, rB
Write-back R[rB] \leftarrow valE
                                          Write back result
             cmovXX rA, rB
                                          Conditionally write
Write-back R[rB] \leftarrow valE
                                          back result
             rmmovl rA, D(rB)
Write-back
                                          None
             popl rA
Write-back
            |R[\$esp] \leftarrow valE
                                          Update stack pointer
             iXX Dest
Write-back
                                          None
             call Dest
Write-back
            R[\$esp] \leftarrow valE
                                          Update stack pointer
             ret
Write-back
            R[\$esp] \leftarrow valE
                                          Update stack pointer
```

```
int dstE = [
    icode in { IRRMOVL } && Cnd : rB;
    icode in { IIRMOVL, IOPL} : rB;
    icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
    1 : RNONE; # Don't write any register
];
```

Execute Logic

- Units
 - ALU
 - Implements 4 required functions
 - Generates condition code values
 - CC
 - Register with 3 condition code bits
 - cond
 - Computes conditional jump/move flag
- Control Logic
 - Set CC: Should condition code register be loaded?
 - ALU A: Input A to ALU
 - ALU B: Input B to ALU
 - ALU fun: What function should ALU compute?



ALU A Input

```
OPI rA, rB
Execute
           valE ← valB OP valA
                                     Perform ALU operation
           cmovXX rA, rB
Execute
           valE ← 0 + valA
                                     Pass valA through ALU
           rmmovl rA, D(rB)
Execute
           valE ← valB + valC
                                     Compute effective address
          popl rA
Execute
           valE \leftarrow valB + 4
                                     Increment stack pointer
           jXX Dest
Execute
                                     No operation
           call Dest
Execute
           valE ← valB + -4
                                     Decrement stack pointer
           ret
Execute
          valE ← valB + 4
                                     Increment stack pointer
```

```
int aluA = [
    icode in { IRRMOVL, IOPL } : valA;
    icode in { IIRMOVL, IRMMOVL, IMRMOVL } : valC;
    icode in { ICALL, IPUSHL } : -4;
    icode in { IRET, IPOPL } : 4;
    # Other instructions don't need ALU
];
```


ALU Operation

	OPI rA, rB	
Execute	valE ← valB <mark>OP</mark> valA	Perform ALU operation
	ana ay VV wA wB	1
Execute	cmovXX rA, rB	De se col A thousands All I
Lxecute	valE ← 0 + valA	Pass valA through ALU
	rmmovl rA, D(rB)	
Execute	valE ← valB + valC	Compute effective address
	7 mA	
	popl rA	
Execute	valE ← valB + 4	Increment stack pointer
	iXX Dest	
Execute	JAN Best	No operation
	call Dest	
Execute	valE ← valB + -4	Decrement stack pointer
		1
Γ= .	ret	
Execute	valE ← valB + 4	Increment stack pointer

```
int alufun = [
    icode == IOPL : ifun;
    1 : ALUADD;
];
```

Memory Logic


- Memory
 - Reads or writes memory word
- Control Logic
 - stat: What is instruction status?
 - Mem. read: should word be read?
 - Mem. write: should word be written?
 - Mem. addr.: Select address
 - Mem. data.: Select data



Instruction Status

- Control Logic
 - stat: What is instruction status?

```
## Determine instruction
status
int Stat = [
         imem_error ||
         dmem_error : SADR;
        !instr_valid: SINS;
        icode == IHALT : SHLT;
        1 : SAOK;
];
```



Memory Address

```
OPI rA, rB
Memory
                                           No operation
            rmmovl rA, D(rB)
Memory
             M_4[valE] \leftarrow valA
                                            Write value to memory
            popl rA
Memory
            valM \leftarrow M_4[valA]
                                           Read from stack
            jXX Dest
Memory
                                           No operation
            call Dest
Memory
                                            Write return value on
            |M_a[valE] \leftarrow valP
                                           stack
            ret
Memory
            valM \leftarrow M_4[valA]
                                            Read return address
```

```
int mem_addr = [
         icode in { IRMMOVL, IPUSHL, ICALL, IMRMOVL } : valE;
         icode in { IPOPL, IRET } : valA;
         # Other instructions don't need address
];
```


Memory Read

```
OPI rA, rB
Memory
                                           No operation
            rmmovl rA, D(rB)
Memory
             M_4[valE] \leftarrow valA
                                           Write value to memory
            popl rA
Memory
            valM \leftarrow M_4[valA]
                                           Read from stack
            iXX Dest
Memory
                                           No operation
            call Dest
Memory
            M_4[valE] \leftarrow valP
                                           Write return value on
                                           stack
            ret
Memory
            valM \leftarrow M_4[valA]
                                           Read return address
```

```
bool mem_read = icode in { IMRMOVL, IPOPL, IRET };
```

PC Update Logic


- New PC
 - Select next value of PC



PC Update

```
OPI rA, rB
PC update PC ← valP
                                         Update PC
            rmmovl rA, D(rB)
PC update PC \leftarrow valP
                                         Update PC
            popl rA
PC update PC \leftarrow valP
                                         Update PC
            jXX Dest
PC update PC \leftarrow Cnd? valC : valP
                                         Update PC
            call Dest
PC update PC \leftarrow valC
                                         Set PC to destination
            ret
PC update | PC ← valM
                                         Set PC to return address
```

```
int new_pc = [
    icode == ICALL : valC;
    icode == IJXX && Cnd : valC;
    icode == IRET : valM;
    1 : valP;
];
```




State


- PC register
- Cond. Code register
- Data memory
- Register file

All updated as clock rises


- Combinational Logic
 - ALU
 - Control logic
 - Memory reads
 - Instruction memory
 - Register file
 - Data memory










 combinational logic starting to react to state changes







combinational logic generates results
 for add1 instruction





- state set according to addl instruction
- combinational logic starting to react to state changes





combinational logic generates results for je instruction

SEQ Summary

Implementation

- Express every instruction as a series of simple steps
- Follow the same general flow for each instruction type
- Assemble registers, memories, predesigned combinational blocks
- Connect with control logic

Limitations

- Too slow to be practical
- In one cycle, must propagate through instruction memory, register file, ALU, and data memory
- Would need to run clock very slowly
- Hardware units only active for fraction of clock cycle