# **Digital Logic Design**

4190.201

**2014 Spring Semester** 

# 8. Finite State Machines

Naehyuck Chang
Dept. of CSE
Seoul National University
naehyuck@snu.ac.kr




- Sequential circuits include
  - Primitive sequential elements (latches and FFs)
  - Combinational logic
- Models for representing sequential circuits
  - Finite-state machines (Moore and Mealy)
- Basic sequential circuits revisited
  - Shift registers
  - Counters
- Design procedure
  - State diagrams
  - State transition table
  - Next state functions
- Hardware description languages






#### What is state machine?

- A state is a set of values measured at different parts of the circuit
  - RF amplifier is on/off, LCD is on/off, loudspeaker is on/off, etc.
- A state machine is a digital device that traverses through a predetermined sequence of states in an orderly fashion
- A synchronous state machine distinguishes state by the clock.









- Asynchronous state machine
  - State transition occurs when an event is occur
  - Concept is natural
  - Hard and expensive to implement
  - Only one event occurs at a time
- Synchronous state machine
  - State transition occurs when a clock transition occurs
  - Concept is artificial
  - Easy and efficient to implement
  - More than two event may occur during a clock period
    - Appropriate priority is given
- Finite state machine
  - Number of states is finite







- Branch condition
  - No overlapped condition
  - No ambiguity








- Asynchronous state diagram
  - State machine remains forever in State 1 unless Start becomes active.









- Synchronous state machine
  - State transition has to be made in every clock cycle
  - The sum of branch conditions must to be 1
- We will deal with synchronous FSMs only








- Mealy model
  - Output is a function of the state and the input
- Moore model output
  - Output is a function of the state only




**Moore model** 




**Mealy model** 







Moore



Mealy








#### **General state machine model**

- Values stored in registers represent the state of the circuit
- Combinational logic computes:
  - Next state
    - Function of current state and inputs
  - Outputs
    - Function of current state and inputs (Mealy machine)
    - Function of current state only (Moore machine)









### State machine model (cont'd)

States: S₁, S₂, ..., Sk

Outputs: O<sub>1</sub>, O<sub>2</sub>, ..., O<sub>n</sub>

Output function:  $F_o(S_i)$  or  $F_o(S_i, I_j)$ 











#### **Abstraction of state elements**

- Divide circuit into combinational logic and state
- Feedback loops is isolated by FFs
  - Only the current state outputs affect the combination logic








### Forms of sequential logic

- Asynchronous sequential logic state changes occur whenever state inputs change (elements may be simple wires or delay elements)
- Synchronous sequential logic state changes occur in lock step across all storage elements (using a periodic waveform the clock)







### **FSM** design procedure


- Start with counters
  - Simple because output is just state
  - Simple because no choice of next state based on input
- State diagram to state transition table
  - Tabular form of state diagram
  - Like a truth-table
- State encoding
  - Decide on representation of states
  - For counters it is simple: just its value
- Implementation
  - Flip-flop for each state bit
  - Combinational logic based on encoding





# FSM design procedure: state diagram

- State transition table
  - Tabular form of state diagram
  - Like a truth-table (specify output for all input combinations)
  - Encoding of states: easy for counters just use value



Pre	sent state	Next s	tate
0	000	001	1
1	001	010	2
2	010	011	3
3	011	100	4
4	100	101	5
5	101	110	6
6	110	111	7
7	111	000	0





# FSM design procedure: state transition table

Format of state transition table

Present State	Inputs	Next State	Outputs Generated
S0 – Sn	10 – Im	S0 – Sn	O0 – Op





### FSM design procedure: next state forming logic

- D flip-flop for each state bit
- Combinational logic based on encoding

C3	C2	C1	N3	N2	N1
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	0

$$N1 = C1'$$

$$N2 = C1C2' + C1'C2$$


$$= C1 \underline{xor} C2$$


$$N3 = C1C2C3' + C1'C3 + C2'C3$$


$$= (C1C2)C3' + (C1' + C2')C3$$

$$= (C1C2)C3' + (C1C2)'C3$$


$$= (C1C2) \underline{xor} C3$$













# FSM design procedure: implementation

Implementation







# Quiz


- Design a clock-enable DFF with a primitive DFF
  - Draw a state transition diagram
  - Draw a state transition table
  - Derive the next state and output forming logics
  - Draw a schematic diagram







- Shift register
  - Input determines next state

In	C1	C2	<b>C</b> 3	N1	N2	N3
0	0	0	0	0	0	0
0	0	0	1	0	0	0
0	0	1	0	0	0	0 1 1
0	0	1	0 1	0 0	0	1
0	1	0			1	0
0	1	0	0 1	0 0 0	1	0
0	1	1		0	1	1
0	1	1	0 1	0	1	1
1	0	0	0	1	0	0
1	0	0	0 1	1 1	0	0
1	0	1	0	1	0	1
1	0	1	0 1	1	0	1
000000011111	1	0	0	1	1	0
1	1	0	1	1	1	0
1	1	1	0	1	1	1
1	1	1	1	1	1	1











- Counters
  - proceed through well-defined sequence of states in response to enable
- Many types of counters: binary, BCD, Gray-code
  - 3-bit up-counter: 000, 001, 010, 011, 100, 101, 110, 111, 000, ...
  - 3-bit down-counter: 111, 110, 101, 100, 011, 010, 001, 000, 111, ...









- Counter
  - 3 flip-flops to hold state
  - Logic to compute next state
  - Clock signal controls when flip-flop memory can change
    - Wait long enough for combinational logic to compute new value
    - Don't wait too long as that is low performance









- Self-starting counters
- Start-up states
  - At power-up, counter may be in an unused or invalid state
  - Designer must guarantee that it (eventually) enters a valid state
- Self-starting solution
  - Design counter so that invalid states eventually transition to a valid state
  - May limit exploitation of don't cares










Re-deriving state transition table from don't care assignment

C+				С	
	0	0	0	0	
Α	1	1	1	1	
			В		ı


B+			С		
	1	1	0	1	
Α	1	0	0	1	
			3		

<b>A</b> +				С
	0	1	0	0
Α	0	1	0	0
•			3	


$egin{array}{c ccccccccccccccccccccccccccccccccccc$	Pre	esent	State	Nex	t Stat	te
	C	B	A	C+	B+	A+
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0 0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1	0 1 0 1 0 1 0	1 1 0 1 1 0 0	0 0 1 1 0 0 0








- Complex counter
  - repeats 5 states in sequence
  - not a binary number representation
- Step 1: derive the state transition diagram
  - count sequence: 000, 010, 011, 101, 110
- Step 2: derive the state transition table from the state transition diagram




Pre C	sent B	State A	Nex C+	ct Stat B+	te A+
0	0	0	0	1	0
0	0	1	_	_	_
0	1	0	0	1	1
0	1	1	1	0	1
1	0	0	_	_	_
1	0	1	1	1	0
1	1	0	0	0	0
1	1	1	_	_	- 1


Note the don't care conditions that arise from the unused state codes






Step 3: K-maps for next state functions









$$C+ <= A$$

$$B + <= B' + A'C'$$







Moore



Mealy




Synchronous Mealy




state feedback





- Basic model
  - Suitable for a single PAL implementation








- Mealy machines tend to have less states
  - Different outputs on arcs (n2) rather than states (n)
- Moore machines are safer to use
  - Outputs change at clock edge (always one cycle later)
  - In Mealy machines, input change can cause output change as soon as logic is done − a big problem when two machines are interconnected − asynchronous feedback may occur if one isn't careful
- Mealy machines react faster to inputs
  - React in same cycle don't need to wait for clock







# **Mealy and Moore examples**


- Recognize A,B = 0,1
  - Mealy or Moore?













# Mealy and Moore examples (cont'd)

- Recognize A,B = 1,0 then 0,1
  - Mealy or Moore?







### **State assignment**

- State encoding
  - Identify each state by a unique name
- Non-redundant encoding
  - Binary encoding
  - Gray code encoding
- Redundant encoding
  - One-hot encoding
  - BCD encoding
  - Basic machine encoding






### **One-hot encoding**

- Use of n-bit code for n states


  - S2: 000000010
  - ♀ S3: 000000100
- Suitable for FPGA implementation
  - Use more FFs
  - Make the combination logic simpler
    - Less number of inputs
    - Even complicated FSM has limited number of previous states





# **Specifying outputs for a Moore machine**

- Output is only function of state
  - Specify in state bubble in state diagram
  - Example: sequence detector for 01 or 10




			current	next	
	reset	input	state	state	output
	1	_	-	Α	
_	0	0	Α	В	0
	0	1	Α	С	0
	0	0	В	В	0
	0	1	В	D	0
	0	0	С	Е	0
	0	1	С	С	0
	0	0	D	Е	1
	0	1	D	С	1
	0	0	E	В	1
	0	1	Е	D	1





# Specifying outputs for a Mealy machine

- Output is function of state and inputs
  - Specify output on transition arc between states
  - Example: sequence detector for 01 or 10




			current	next	
r	eset	input	state	state	output
1	-	_	-	Α	0
(	)	0	Α	В	0
(	)	1	Α	С	0
(	)	0	В	В	0
(	)	1	В	С	1
(	)	0	С	В	1
(	)	1	C	С	0





### Registered Mealy machine (really Moore)


- Synchronous (or registered) Mealy machine
  - Registered state AND outputs
  - Avoids 'glitchy' outputs
  - Easy to implement in PLDs
- Moore machine with no output decoding
  - Outputs computed on transition to next state rather than after entering
  - View outputs as expanded state vector








- Release item after 15 cents are deposited
- Single coin slot for dimes, nickels
- No change









- Suitable abstract representation
  - Tabulate typical input sequences:
    - 3 nickels
    - Nickel, dime
    - Dime, nickel
    - Two dimes
  - Draw state diagram:


    - Output: open chute
  - Assumptions:
    - Assume N and D asserted for one cycle
    - Each state has a self loop for N = D = 0 (no coin)







Minimize number of states - reuse states whenever possible



present state	inputs D N	next state	output open			
0¢	0 0 0 1 1 0	0¢ 5¢ 10¢	0 0 0			
5¢	$egin{array}{cccc} 1 & 1 & 1 & \ 0 & 0 & \ 0 & 1 & \ 1 & 0 & \end{array}$	- 5¢ 10¢ 15¢	0 0 0			
10¢	$egin{array}{cccc} 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 &$	10¢ 15¢ 15¢	_ 0 0 0			
15¢	$\begin{bmatrix} 1 & 0 \\ 1 & 1 \\ - & - \end{bmatrix}$	15¢ - 15¢	1			
symbolic state table						







Uniquely encode states


present state Q1 Q0	inp D	uts N	next state D1 D0		output open
0 0	0	0	0	0	0
	0	1	0	1	0
	1	0	1	0	0
	1	1	_	_	
0 1	0	0	0	1	0
	0	1	1	0	0
	1	0	1	1	0
	1	1	_	_	-174
1 0	0	0	1	0	0
	0	1	1	1	0
	1	0	1	1	0
	1	1	_	_	-
1 1	-	-	1	1	1





Mapping to logic






$$D1 = Q1 + D + Q0 N$$

$$D0 = Q0' N + Q0 N' + Q1 N + Q1 D$$

$$OPEN = Q1 Q0$$





One-hot encoding

present state	inputs	next state output
Q3 Q2 Q1 Q0	D N	D3 D2 D1 D0 open
0 0 0 1	0 0	0 0 0 1 0
	0 1	0 0 1 0 0
	1 0	0 1 0 0 0
	1 1	
0 0 1 0	0 0	0 0 1 0 0
	0 1	0 1 0 0 0
	1 0	1 0 0 0 0
	1 1	
0 1 0 0	0 0	0 1 0 0 0
	0 1	1 0 0 0 0
	1 0	1 0 0 0 0
	1 1	
1 0 0 0		1 0 0 0 1

$$D0 = Q0 D' N'$$

$$D1 = Q0 N + Q1 D' N'$$

$$D2 = Q0 D + Q1 N + Q2 D' N'$$


$$D3 = Q1 D + Q2 D + Q2 N + Q3$$

$$OPEN = Q3$$







- Moore machine
  - Outputs associated with state




- Mealy machine
  - Outputs associated with transitions







#### **Example: Mealy implementation**




	prese	ent state	innı	ıts	next state		output
	Q1	. Q0	D	N	D1	D0	open
	0	0	0	0	0	0	0
			0	1	0	1	0
			1	0	1	0	0
			1	1	_	_	_
	0	1	0	0	0	1	0
			0	1	1	0	0
			1	0	1	1	1
			1	1	_	_	_
•	1	0	0	0	1	0	0
			0	1	1	1	1
			1	0	1	1	1
			1	1	_	_	_
•	1	1	_	-	1	1	1

D0 = 
$$Q0'N + Q0N' + Q1N + Q1D$$
  
D1 =  $Q1 + D + Q0N$ 

$$OPEN = Q1Q0 + Q1N + Q1D + Q0D$$





## **Example: Mealy implementation**


$$D0 = Q0'N + Q0N' + Q1N + Q1D$$

D1 = Q1 + D + Q0N


OPEN = Q1Q0 + Q1N + Q1D + Q0D

Make sure OPEN is 0 when reset

by adding AND gate










#### Vending machine: Moore to synch. Mealy

- OPEN = Q1Q0 creates a combinational delay after Q1 and Q0 change in Moore implementation
- This can be corrected by retiming, i.e., move flip-flops and logic through each other to improve delay
- $\bigcirc$  OPEN.d = (Q1 + D + Q0N)(Q0'N + Q0N' + Q1N + Q1D) = Q1Q0N' + Q1N + Q1D + Q0'ND + Q0N'D
- Implementation now looks like a synchronous Mealy machine











## Vending machine: Mealy to synch. Mealy




# **Output synchronization**

- Prevent from glitch
- Increase output delay









# **Input synchronization**

- Prevent from timing fault
- Increase delay








## **Generic synchronous state machine**


I/O synchronization registers









## **Timing diagram**







## **Maximum operating frequency**








#### **Clock skew**

Timing fault








# Clock skew (2)

- Clock skew is caused by
  - Net delay
  - Artificial delay







#### Finite state machines summary

- Models for representing sequential circuits
  - Abstraction of sequential elements
  - Finite state machines and their state diagrams
  - Inputs/outputs
  - Mealy, Moore, and synchronous Mealy machines
- Finite state machine design procedure
  - Deriving state diagram
  - Deriving state transition table
  - Determining next state and output functions
  - Implementing combinational logic
- Hardware description languages



