
The Memory Hierarchy


Virtual Memory Implementation



4190.308 Computer Architecture, Fall 2014


Recap: Virtual Memory: Theory

- Virtual Memory enables
 - large, private address spaces
 - memory protection
 - memory sharing




- Virtual Memory
 - conceptually, the address spaces of all processes are stored on disk
 - the physical memory acts as a cache for the recently used memory pages

Recap: Address Translation




Recap: Page Hit/Fault, TLB Hit/Miss

- Page Hit/Fault
 - hit: direct access
 - miss:
 - load page from secondary storage
 - modify PTE
 - restart instruction



- TLB (Translation Lookaside Buffer) Hit/Miss
 - small cache in the MMU
 - eliminates one memory access per hit



Review of Symbols

- Basic Parameters
 - N = 2ⁿ: Number of addresses in virtual address space
 - M = 2^m : Number of addresses in physical address space
 - P = 2^p : Page size (bytes)
- Components of the virtual address (VA)
 - TLBI: TLB index
 - TLBT: TLB tag
 - VPO: Virtual page offset
 - VPN: Virtual page number
- Components of the physical address (PA)
 - PPO: Physical page offset (same as VPO)
 - PPN: Physical page number
 - CO: Byte offset within cache line
 - CI: Cache index
 - CT: Cache tag




Virtual Memory - Practice

- Multi-level page tables
- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping


Acknowledgement: slides based on the cs:app2e material

Multi-Level Page Tables

- Suppose:
 - 4KB (2¹²) page size, 48-bit address space, 4-byte PTE
- Problem:
 - Would need a 256 GB page table!
 - $2^{48} * 2^{-12} * 2^2 = 2^{38}$ bytes
- Common solution:
 - Multi-level page tables
 - Example: 2-level page table
 - Level 1 table: each PTE points to a page table (always memory resident)
 - Level 2 table: each PTE points to a page (paged in and out like any other data)




A Two-Level Page Table Hierarchy



Address Translation with a Multi-level Page Table

Virtual address




Physical address


Virtual Memory - Practice

- Multi-level page tables
- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping

Simple Memory System Example

- Addressing
 - 14-bit virtual addresses
 - 12-bit physical address
 - Page size = 64 bytes





Physical Page Number

Physical Page Offset

Simple Memory System Page Table


Only show first 16 entries (out of 256)

VPN	PPN	Valid
00	28	1
01	ı	0
02	33	1
03	02	1
04	_	0
05	16	1
06		0
07	_	0

VPN	PPN	Valid
08	13	1
09	17	1
0A	09	1
OB	_	0
0C	1	0
0D	2D	1
0E	11	1
OF	0D	1

Simple Memory System TLB


- 16 entries
- 4-way associative



Set	Tag	PPN	Valid									
0	03	_	0	09	0D	1	00	_	0	07	02	1
1	03	2D	1	02	_	0	04	_	0	0A	_	0
2	02	_	0	08	_	0	06	_	0	03	_	0
3	07	_	0	03	0D	1	0A	34	1	02	_	0

Simple Memory System Cache

- 16 lines, 4-byte block size
- Physically addressed
- Direct mapped




ldx	Tag	Valid	В0	B1	B2	В3
0	19	1	99	11	23	11
1	15	0	1	-	1	_
2	1B	1	00	02	04	08
3	36	0	_	_	_	-
4	32	1	43	6D	8F	09
5	0D	1	36	72	F0	1D
6	31	0	_	_	_	_
7	16	1	11	C2	DF	03


Idx	Tag	Valid	B0	B1	B2	В3
8	24	1	3A	00	51	89
9	2D	0	_	-	-	_
Α	2D	1	93	15	DA	3B
В	OB	0	_	_		
С	12	0	-	_	_	-
D	16	1	04	96	34	15
Е	13	1	83	77	1B	D3
F	14	0	_	_	_	_

Address Translation Example #1

Virtual Address: 0x03D4




Physical Address




Address Translation Example #2

Virtual Address: 0x0B8F




Physical Address




Address Translation Example #3

Virtual Address: 0x0020



Physical Address




CO 0

Virtual Memory - Practice

- Multi-level page tables
- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping

Intel Core i7 Memory System

Processor package




Review of Symbols

- Basic Parameters
 - N = 2ⁿ: Number of addresses in virtual address space
 - M = 2^m : Number of addresses in physical address space
 - P = 2^p : Page size (bytes)
- Components of the virtual address (VA)
 - TLBI: TLB index
 - TLBT: TLB tag
 - VPO: Virtual page offset
 - VPN: Virtual page number
- Components of the physical address (PA)
 - PPO: Physical page offset (same as VPO)
 - PPN: Physical page number
 - CO: Byte offset within cache line
 - CI: Cache index
 - CT: Cache tag



End-to-end Core i7 Address Translation



Core i7 Level 1-3 Page Table Entries

63	62 52	51 12	11 9	8		6	5	4	3	2	1_	0
XD	Unused	Page table physical base address	Unused	G	PS		Α	CD	WT	U/S	R/W	P=1
	Available for OS (page table location on disk)										P=0	

Each entry references a 4K child page table

P: Child page table present in physical memory (1) or not (0).

R/W: Read-only or read-write access access permission for all reachable pages.

U/S: user or supervisor (kernel) mode access permission for all reachable pages.

WT: Write-through or write-back cache policy for the child page table.

CD: Caching disabled or enabled for the child page table.

A: Reference bit (set by MMU on reads and writes, cleared by software).

PS: Page size either 4 KB or 4 MB (defined for Level 1 PTEs only).

G: Global page (don't evict from TLB on task switch)

Page table physical base address: 40 most significant bits of physical page table address (forces page tables to be 4KB aligned)



Core i7 Level 4 Page Table Entries

63	62 52	51 1	2 11	9 8		6		4			1	
XD	Unused	Page physical base address	Unused	G		D	Α	CD	WT	U/S	R/W	P=1
Available for OS (page location on disk)										P=0		

Each entry references a 4K child page

P: Child page is present in memory (1) or not (0)

R/W: Read-only or read-write access permission for child page

U/S: User or supervisor mode access

WT: Write-through or write-back cache policy for this page

CD: Cache disabled (1) or enabled (0)

A: Reference bit (set by MMU on reads and writes, cleared by software)


D: Dirty bit (set by MMU on writes, cleared by software)

G: Global page (don't evict from TLB on task switch)


Page physical base address: 40 most significant bits of physical page address (forces pages to be 4KB aligned)



Core i7 Page Table Translation




Cute Trick for Speeding Up L1 Access



Observation


- Bits that determine CI identical in virtual and physical address
- Can index into cache while address translation taking place
- Generally we hit in TLB, so PPN bits (CT bits) available next
- "Virtually indexed, physically tagged"
- Cache carefully sized to make this possible

Virtual Memory of a Linux Process






Linux Organizes VM as Collection of "Areas"



Linux Page Fault Handling



Segmentation fault: accessing a non-existing page

Normal page fault

Protection exception:

e.g., violating permission by writing to a read-only page (Linux reports as Segmentation fault)

Virtual Memory - Practice

- Multi-level page tables
- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping

Memory Mapping


- VM areas initialized by associating them with disk objects.
 - Process is known as memory mapping.
- Area can be backed by (i.e., get its initial values from) :
 - Regular file on disk (e.g., an executable object file)
 - Initial page bytes come from a section of a file
 - Anonymous file (e.g., nothing)
 - First fault will allocate a physical page full of 0's (demand-zero page)
 - Once the page is written to (dirtied), it is like any other page
- Dirty pages are copied back and forth between memory and a special swap file.

Demand paging


- Key point: no virtual pages are copied into physical memory until they are referenced!
 - Known as demand paging
- Crucial for time and space efficiency

Shared Memory Objects

Process 1 maps the shared object.




Shared Memory Objects



- Process 2 maps the shared object.
- Notice how the virtual addresses can be different.

Private Copy-on-write (COW) Objects



- Two processes mapping a private copy-on-write (COW) object.
- Area flagged as private copy-on-write
- PTEs in private areas are flagged as read-only

Private copy-on-write area

Private Copy-on-write (COW) Objects

Physical Process 2 Process 1 virtual memory virtual memory memory Copy-on-write Private

- Instruction writing to private page triggers protection fault.
- Handler creates new R/W page
- Instruction restarts upon handler return.
- Copying deferred as long as possible!


Write to private copy-on-write page

User-Level Memory Mapping

- void *mmap(void *start, int len, int prot, int flags, int fd, int offset)
- Map len bytes starting at offset offset of the file specified by file description fd, preferably at address start
 - start: may be 0 for "pick an address"
 - prot: PROT_READ, PROT_WRITE, ...
 - flags: MAP_ANON, MAP_PRIVATE, MAP_SHARED, ...
- Return a pointer to start of mapped area (may not be start)

User-Level Memory Mapping

void *mmap(void *start, int len, int prot, int flags, int fd, int offset)



Using mmap to Copy Files

Copying without transferring data to user space!

```
#include "csapp.h"
/*
 * mmapcopy - uses mmap to copy
             file fd to stdout
 * /
void mmapcopy(int fd, int size)
    /* ptr to mem-mapped VM area */
    char *bufp;
    bufp = Mmap(NULL, size,
                PROT READ,
                MAP PRIVATE, fd, 0);
    Write(1, bufp, size);
    return;
```

```
/* mmapcopy driver */
int main(int argc, char **argv)
    struct stat stat;
    int fd;
    /* Check for required cmdline arg */
    if (argc != 2) {
        printf("usage: %s <filename>\n",
                argv[0]);
        exit(0);
    /* Copy the input arg to stdout */
    fd = Open(arqv[1], O RDONLY, 0);
    Fstat(fd, &stat);
    mmapcopy(fd, stat.st size);
    exit(0);
```