4190.308 Computer Architecture

Architecture Lab Hints

Architecture lab

- Goal
 - learn about the design and implementation of a pipelined Y86 processor
 - optimize its performance on a benchmark program

Getting Started

- Environment
 - use the updated Gentoo virtual machine provided on eTL
 - all tools required to solve the lab are pre-installed in the VM
 - get it from eTL:
 Boards/Additional Material and Resources/Gentoo Virtual Machine

Warning

We will not answer any questions caused by not using this VM.

Getting Started

Environment

- download the archlab-handout.tar file. from the eTL
- give the commands
 - tar xvf archilab-handout.tar
 - cd archlab-handout/
 - tar xvf sim.tar
 - cd sim/
 - sim\$ make clean; make

- Work in directory sim/seq in this part
 - add one new instruction: iaddl
 (described in CS:APP textbook, practice problems 4.48 and 4.50)
 - To add this instruction, you will modify the file seq-full.hcl (it contains declarations of some constants that you will need)

- Build and Test your solution
 - Build a new simulator
 - /seq\$ make VERSION=full
 - Test your solution on a simple Y86 program.
 For your initial testing, we recommend running a simple program such as asumi.yo(testing iaddl) in TTY mode, comparing the results against the ISA simulation:
 - /seq\$./ssim -t ../y86-code/asumi.yo
 - Retest your solution using the benchmark programs.
 - /seq\$ cd ../y86-code
 - /y86-code\$ make testssim

- Perform regression tests
 - Run the extensive set of regression tests
 - /y86-code\$ cd ../ptest
 - /ptest\$ make SIM=../seq/ssim
 - test your implementation of iaddl
 - > /ptest\$ make SIM=../seq/ssim TFLAGS=-i

- iaddl instruction computation
 - irmovl instruction + OPI instruction

▶ iaddl V, rB : R[rB]
$$\leftarrow$$
 R[rB] + V

	irmovlV,rB
Fetch	icode:ifun $\leftarrow M_1[PC]$ rA:rB $\leftarrow M_1[PC+1]$ valC $\leftarrow M_4[PC+2]$ valP $\leftarrow PC+6$
Decode	
Execute	valE ← 0 + valC
Memory	
Write back	R[<u>rB</u>] ← <u>valE</u>
PC update	PC ← valP

		OPI rA, rB
	icode,ifun	icode:ifun← M₁[PC]
Fetch	rA,rB	$rA:rB \leftarrow M_1[PC+1]$
	valC	
	<u>valP</u>	valP ← PC+2
Decode	<u>valA, srcA</u>	valA ← R[rA]
Decode	valB, srcB	valB ← R[rB]
Execute	valE	valE ← valB OP valA
Lxecute	Cond code	Set CC
Memory	<u>valM</u>	
Write back	dstE	R[rB] ← valE
vviile back	dstM	
PC update	PC	PC ← valP

- iaddl instruction verification
 - ./ssim –t ../y86-code/asumi.yo

```
ISA Register != Pipeline Register File

%eax: 0x9bdddc31 0x0000000d

%ecx: 0x00001f48 0x00000014

%edx: 0x000007d1 0x00000004

%esi: 0x00000000 0x0000000d

ISA Check Fails

bjkim@ubuntu:~/ComArchi/archilab/archlab-handout/sim/seq$
```

```
%esp:
                        0x000000f0
        0x00000000
%ebp:
        0x00000000
                        0x000000f0
Changed Memory State:
0x00f0: 0x00000000
                        0x00000100
0x00f4: 0x000000000
                        0x00000039
0x00f8: 0x00000000
                        0x00000014
0x00fc: 0x00000000
                        0x00000004
ISA Check Succeeds
bjkim@ubuntu:-/ComArchi/archilab/archlab-handout/sim/seq$
```

Before you start Part A: Hint

- Work in directory sim/seq/ in this part
- To add this instruction, you will modify the file seq-full.hcl
- leave instruction can be used to prepare the stack for returning.
 - As described in Section 3.7.2. in textbook.
 - It is equivalent to the following code sequence(X86):
 - movl %ebp, %esp Set stack pointer to beginning of frame
 - popl %ebp Restore saved %ebp and set stack ptr to end of caller's frame

- leave instruction computation in Y86
 - (rrmovl %ebp, %esp) + (popl %ebp)


	rrmovlrA,rB	
Fetch	icode:ifun $\leftarrow M_1[PC]$ rA:rB $\leftarrow M_1[PC+1]$ valP $\leftarrow PC+2$	
Decode	valA ← R[rA]	
Execute	<u>valE</u> ← 0 + <u>valA</u>	
Memory		
Write back	R[<u>rB</u>] ← <u>valE</u>	
PC update	PC ← valP	

	popl rA	
Fetch	icode:ifun $\leftarrow M_1[PC]$ rA:rB $\leftarrow M_1[PC+1]$ valP $\leftarrow PC+2$	
Decode		
Execute	valE ← valB + 4	
Memory	valM ← M₄[valA]	
Write back	R[%esp] ← valE R[rA] ← valM	
PC update	PC ← valP	

leave instruction computation in Y86

	leave	
Fetch	icode:ifun ← M₁[PC] valP ← PC+1	
Decode	valA ← R[%ebp] valB ← R[%ebp]	
Execute	valE ← valB + 4	
Memory	$valM \leftarrow M_4[valA]$	
Write back	R[%esp] ← valE R[%ebp] ← valM	
PC update	PC ← valP	

- Implementation
 - Fetch stage



- Implementation
 - Decode & Write-back stage

```
leave
             icode:ifun \leftarrow M_1[PC]
Fetch
             valP ← PC+1
             valA \leftarrow R[\$ebp]
Decode
             valB ← R[%ebp]
             valF ← valB + 4
Execute
Memory
            valM \leftarrow M_{4}[valA]
             R[%esp] ← valE
Write back
             R[\%ebp] \leftarrow valM
PC update PC ← valP
```

```
## What register should be used as the A source?
int srcA = [
        icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : rA;
        icode in { ILEAVE } : REBP;
        icode in { IPOPL, IRET } : RESP;
        1 : RNONE; # Don't need register
];

## What register should be used as the B source?
int srcB = [
        icode in { IOPL, IRMMOVL, IMRMOVL } : rB;
        icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
        icode in { ILEAVE } : REBP;
        1 : RNONE; # Don't need register
];
```


```
## What register should be used as the E destination?
int dstE = [
         icode in { IRRMOVL } && Cnd : rB;
         icode in { IIRMOVL, IOPL} : rB;
         icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
         icode in { ILEAVE } : RESP;
         1 : RNONE; # Don't write any register
];

## What register should be used as the M destination?
int dstM = [
         icode in { IMRMOVL, IPOPL } : rA;
         icode in { ILEAVE } : REBP;
         1 : RNONE; # Don't write any register
];
```

- Implementation
 - Execute stage

```
leave
          icode:ifun \leftarrow M_1[PC]
                              int aluA = [
Fetch
                                      icode in { IRRMOVL, IOPL } : valA;
                                      icode in { IIRMOVL, IRMMOVL, IMRMOVL } : valC;
          valP ← PC+1
                                      icode in { ICALL, IPUSHL } : -4;
                                      icode in { IRET, IPOPL } : 4;
          valA ← R[%ebp]
Decode
                                      icode in { ILEAVE } : 4;
          valB ← R[%ebp]
                                      # Other instructions don't need ALU
          valF ← valB + 4
Execute
                              int aluB = \Gamma
                                       icode in { IRMMOVL, IMRMOVL, IOPL, ICALL,
          valM ← M₄[valA]
                                                      IPUSHL, IRET, IPOPL } : valB;
Memory
                                       icode in { ILEAVE } : valB;
          R[%esp] ← valE
                                       icode in { IRRMOVL, IIRMOVL } : 0;
Write back
                                       # Other instructions don't need ALU
          R[\%ebp] \leftarrow valM
PC update PC ← valP
                              ## Set the ALU function
                              int alufun = [
                                      icode == IOPL : ifun;
                                      1 : ALUADD;
```

- Implementation
 - Memory stage



- Implementation
 - PC update

```
leave
            icode:ifun \leftarrow M_1[PC]
Fetch
            valP ← PC+1
            valA \leftarrow R[\$ebp]
Decode
            valB ← R[%ebp]
            valE ← valB + 4
Execute
            valM \leftarrow M_4[valA]
Memory
            R[%esp] ← valE
Write back
            R[%ebn] ← valM
PC update PC ← valP
```

```
int new_pc = [
    # Call. Use instruction constant
    icode == ICALL : valC;
    # Taken branch. Use instruction constant
    icode == IJXX && Cnd : valC;
    # Completion of RET instruction. Use value from stack
    icode == IRET : valM;
    # Default: Use incremented PC
    1 : valP;
];
```

- Implementation
 - verification
 - /seq\$ make clean; make ssim VERSION=full
 - /seq\$./ssim -t ../y86-code/asuml.yo

```
0x03a8: 0x00000000
                        0x00000014
0x03c0: 0x00000000
                        0x000003f0
0x03c4: 0x00000000
                        0x0000007e
0x03c8: 0x00000000
                        0x00000018
0x03cc: 0x00000000
                        0x00000003
0x03f0: 0x00000000
                        0x00000400
0x03f4: 0x00000000
                        0x00000039
0x03f8: 0x00000000
                        0x00000014
0x03fc: 0x00000000
                        0x00000004
ISA Check Succeeds
bjkim@ubuntu:~/ComArchi/archilab/archlab-handout/sim/seq$
```

- work in directory sim/pipe in this part
 - modify ncopy.ys and pipe-full.hcl with the goal of making ncopy.ys run as fast as possible.
 - Refer to HCL files for various CS:APP textbook practice problems.
 Each practice problem is a clue of optimization.

<pre>pipe-nobypass.hcl</pre>	PIPE without bypassing
pipe nobypass.nci	I II - WILLIOUL DYPASSING

Coding Rules

- Your ncopy.ys function must work for arbitrary array sizes. You might be tempted to hardwire your solution for 64-element arrays by simply coding 64 copy instructions, but this would be a bad idea because we will be grading your solution based on its performance on arbitrary arrays.
- Your ncopy.ys function must run correctly with YIS. By correctly, we mean that it must correctly copy the src block and return (in %eax) the correct number of positive integers.
- Your pipe-full.hcl implementation must pass the regression tests in ../y86-code and ../ptest (without the -ilflags that test iaddl).

- Coding Rules
 - you are free to implement the iaddl instruction if you think that will help.
 - You are free to alter the branch prediction behavior or to implement techniques such as load bypassing.
 - You may make any semantics preserving transformations to the ncopy.ys function, such as swapping instructions, replacing groups of instructions with single instructions, deleting some instructions, and adding other instructions.

- Build and Run your solution
 - build a driver program that calls your ncopy function
 - We have provided you with the gen-driver.pl program that generates two driver programs for arbitrary sized input arrays.
 - /pipe\$ make drivers
 - sdriver.yo: A small driver program that tests an ncopy function on small arrays with 4 elements. If your solution is correct, then this program will halt with a value of 2 in register %eax after copying the src array.
 - Idriver.yo: A large driver program that tests an ncopy function on larger arrays with 63 ele-ments. If your solution is correct, then this program will halt with a value of 62 (0x1f) in register%eaxafter copying the src array.

- Build and Run your solution
 - Each time you modify your ncopy.ys program, you can rebuild the driver programs by typing
 - /pipe\$ make drivers
 - Each time your modify your pipe-full.hcl file you can rebuild the simulator by typing
 - /pipe\$ make psim
 - If you want to rebuild the simulator and the driver programs, type
 - /pipe\$ make

- Build and Run your solution
 - To test your solution on a small 4-element array, type
 - /pipe\$./psim sdriver.yo
 - To test your solution on a larger 63-element array, type
 - /pipe\$./psim ldriver.yo

- Additional tests
 - Testing your driver file on the ISA simulator. Make sure that your ncopy.ys function works properly with YIS:

```
/pipe$ make
```

- /pipe\$../misc/yis sdriver.yo
- Testing your code on a range of block lengths with the ISA simulator.
 - /pipe\$ correctness.pl

- Additional tests
 - generate a driver file for that length that includes checking code, and where the result varies randomly

```
/pipe$ ./gen-driver.pl -f ncopy.ys K -rc > driver.ys
/pipe$ make driver.yo
/pipe$ ../misc/yis driver.yo
```

- The program will end with register %eax having value:
 - Oxaaaa : All tests pass
 - 0xbbbb : Incorrect count
 - ▶ 0xccc : Function ncopy is more than 1000 bytes long.
 - Oxdddd: Some of the source data was not copied to its destination.
 - 0xeee : Some word just before or just after the destination region was corrupted.
- In printing register and memory values, it only prints out words that change during simulation, either in registers or in memory

- Additional tests
 - Testing your simulator on the benchmark programs.
 - /pipe\$ (cd ../y86-code; make testpsim)
 - Testing your pipeline simulator with extensive regression tests.
 - /pipe\$ (cd ../ptest; make SIM=../pipe/psim TFLAGS=-i)

Before you start Part B: Hint

Example: nobypass

- Modify Pipeline Register F
 - pipe-nobypass.hcl

```
# Should I stall or inject a bubble into Pipeline Register F?

# At most one of these can be true.
bool F_bubble = 0;
bool F_stall =

# Modify the following to stall the update of pipeline register F
0 ||

# Stalling at fetch while ret passes through pipeline
IRET in { D_icode, E_icode, M_icode };
```

hint

```
# Should I stall or inject a bubble into Pipeline Register F?

# At most one of these can be true.
bool F_bubble = 0;
bool F_stall =

# Stall if either operand source is destination of

# instruction in execute, memory, or write-back stages

# Stalling at fetch while ret passes through pipeline
IRET in { D_icode, E_icode, M_icode };
```

Example: nobypass

- Modify Pipeline Register D
 - pipe-nobypass.hcl

```
# Should I stall or inject a bubble into Pipeline Register D?
# At most one of these can be true.
bool D_stall =
# Modify the following to stall the instruction in decode
0;
```

hint

Example: nobypass

- Modify Pipeline Register E
 - pipe-nobypass.hcl

```
# Should I stall or inject a bubble into Pipeline Register E?

# At most one of these can be true.

bool E_stall = 0;

bool E_bubble =

# Mispredicted branch

(E icode == IJXX && !e_Cnd) ||

# Modify the following to inject bubble into the execute stage
0;
```

hint

```
bool E_bubble =

# Mispredicted branch

(E_icode == IJXX && !e_Cnd) ||

# Inject bubble if either operand source is destination of

# instruction in execute, memory, or write back stages
```

Now, it's your turn!

Good Luck!