



Hyunsu Chae¹, Bhyrav Mutnury³, Keren Zhu¹, Douglas Wallace³, Douglas Winterberg³, Daniel de Araujo⁴, Jay Reddy³, Adam Klivans² and David Z. Pan¹
¹ECE Department, The University of Texas at Austin ²CS Department, The University of Texas at Austin
³Dell Infrastructure Solutions Group ⁴Electronic Board Systems, Siemens EDA

Motivation

- The marking demand is increasing for advanced package design, such as high-density interconnect printed circuit boards (HDI PCBs).
- Regardless of their purpose, the key function of PCB is to ensure component connectivity and communication.
- Stack-up design is critical to a PCB's construction and performance, as it determines the quality of board signals and the performance of transmission lines.




- The current manual design process for stack-up is time-consuming, tedious, and sub-optimal.
- An automated solution for stack-up design could save time and improve the quality of PCB designs.



Problem Formulation

| Design Parameters & Ranges (\mathcal{S}) | Design Constraints (f^C) | Optimization Objectives (f^{FoM}) | | | | | | | | | | | | | | | |
|--|------------------------------|---------------------------------------|------|-------|-----|-----|-------|------|-----|-----|-----|-----|--------|------------|-------|--|--|
| <table border="1"> <thead> <tr> <th>Parameters</th><th>LB-UB</th><th>Step</th></tr> </thead> <tbody> <tr> <td>W_t</td><td>2-5</td><td>0.1</td></tr> <tr> <td>S_t</td><td>2-10</td><td>0.5</td></tr> <tr> <td>...</td><td>...</td><td>...</td></tr> <tr> <td>Dk_p</td><td>0.001-0.02</td><td>0.001</td></tr> </tbody> </table> | Parameters | LB-UB | Step | W_t | 2-5 | 0.1 | S_t | 2-10 | 0.5 | ... | ... | ... | Dk_p | 0.001-0.02 | 0.001 | | <p>Minimize L @ 16GHz</p> |
| Parameters | LB-UB | Step | | | | | | | | | | | | | | | |
| W_t | 2-5 | 0.1 | | | | | | | | | | | | | | | |
| S_t | 2-10 | 0.5 | | | | | | | | | | | | | | | |
| ... | ... | ... | | | | | | | | | | | | | | | |
| Dk_p | 0.001-0.02 | 0.001 | | | | | | | | | | | | | | | |

What is the optimal stack-up design?



ISOP Framework



ISOP could be extended to other scenarios of interconnect optimization

1) HPO process -> Harmonica algorithm

- Discrete domain HPO + Parallelized design parameter sampling
- avoid explorations with invalid design parameters
- fast and efficient batched evaluation of samples

```

1: Encode  $\mathbf{x}$  and  $\mathcal{S}$ 
2: search space  $T(\mathbf{x}) \leftarrow \mathcal{S}$ 
3: for  $i \leftarrow 1$  to  $iter\_num$  do
4:   Take  $q$  random sample  $\mathbf{x}^q$  from  $T(\mathbf{x})$ 
5:    $T(\mathbf{x}) \leftarrow \text{update\_space}(T(\mathbf{x}), \mathbf{x}^q, \hat{g}(\hat{M}(\cdot)))$ 
6: end for


```

2) ML surrogate model

- Fast query of evaluation metrics
- observe more samples in large search space with reduced runtime
- Regression problem with tabular features
- 90k unique stack-up designs, preprocessing, MAPE/sMAPE

3) Efficient objective function

$$\mathbf{x}^* = \underset{\mathbf{x} \in X}{\operatorname{argmin}} g(\mathbf{x})$$



| $g(\mathbf{x})$ | $\hat{g}(\mathbf{x})$ |
|---|--|
| $\sum_i w_i^{FoM} \cdot f_i^{FoM}(\mathbf{x}) + \sum_j w_j^C \cdot f_j^C(\mathbf{x})$ $f_j^C(\mathbf{x}) = \max(M_j(\mathbf{x}) - f_{j\pm}, 0)$ | $\sum_i w_i^{FoM} \cdot f_i^{FoM}(\mathbf{x}) + \sum_j w_j^C \cdot \hat{f}_j^C(\mathbf{x})$ $\hat{f}_j^C(\mathbf{x}) = S(\gamma \cdot \hat{M}_j(\mathbf{x}) - f_{j\pm}) + S(-\gamma \cdot \hat{M}_j(\mathbf{x}) - f_{j\pm})$ |
| Ultimate objective function (non-differentiable) | Smooth objective function |
| Used for later roll-out stage, with actual simulation | Enables more searches at the border |
| | Used for search stage, with ML surrogate model |


Experimental Results

- Experiment setting
- 15 Design parameters,
- ML training dataset space $> 10^{29}$
- Experiment search space $> 10^{19}$
- 4 Different tasks

| Tasks | f^{FoM} | f^C | Z_o, Z_{\pm} [Ω] | $NEXT_o, NEXT_{\pm}$ [mV] |
|-------|--------------------|-----------|--------------------|---------------------------|
| T1 | L | Z | 85, 1 | - |
| T2 | L | Z | 100, 2 | - |
| T3 | L | $Z, NEXT$ | 85, 1 | 0, 0.05 |
| T4 | $L + 2 \cdot NEXT$ | Z | 85, 1 | 0 |


- Result under similar runtime

| Success Rate (%) | T1 | T2 | T3 | T4 |
|------------------|----|----|-----|-----|
| SA-1 | 1 | 1 | 0.1 | 0.1 |
| BO-1 | 1 | 1 | 1 | 1 |
| ISOP | 1 | 1 | 1 | 1 |




- Result under similar number of samples seen

| Success Rate (%) | T1 | T2 | T3 | T4 |
|------------------|----|----|-----|-----|
| SA-2 | 1 | 1 | 0.2 | 0.1 |
| BO-2 | 1 | 1 | 1 | 1 |
| ISOP | 1 | 1 | 1 | 1 |



- Evaluation of trained models



Conclusion

- ISOP is a novel framework for automated stack-up design in advanced package design, leveraging HPO and ML-based surrogate models.
- Experimental results show excellent design solutions in minutes.
- ISOP can be extended to other interconnect optimization scenarios, and the advantages of our flexible framework will continue to expand to enable global optimization over different performance metrics.

- Hyunsu Chae (hyunsu.chae@utexas.edu)
- Acknowledgement: This work is supported in part by NSF under grants 1718570, 2019844, and 2112665, and by the NSF AI Institute for Foundations of Machine Learning (IFML).