### **Features**

- High-performance, Low-power AVR® 8-bit Microcontroller
- Advanced RISC Architecture
  - 131 Powerful Instructions Most Single-clock Cycle Execution
  - 32 x 8 General Purpose Working Registers
  - Fully Static Operation
  - Up to 20 MIPS Throughput at 20 MHz
  - On-chip 2-cycle Multiplier
- Nonvolatile Program and Data Memories
  - 128K Bytes of In-System Self-Programmable Flash

**Endurance: 10,000 Write/Erase Cycles** 

 Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation

- 4K Bytes EEPROM

Endurance: 100,000 Write/Erase Cycles

- 16K Bytes Internal SRAM
- Programming Lock for Software Security
- JTAG (IEEE std. 1149.1 Compliant) Interface
  - Boundary-scan Capabilities According to the JTAG Standard
  - Extensive On-chip Debug Support
  - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
  - Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
  - Two 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
  - Real Time Counter with Separate Oscillator
  - Six PWM Channels
  - 8-channel, 10-bit ADC

Differential mode with selectable gain at 1x, 10x or 200x

- Byte-oriented Two-wire Serial Interface
- Two Programmable Serial USART
- Master/Slave SPI Serial Interface
- Programmable Watchdog Timer with Separate On-chip Oscillator
- On-chip Analog Comparator
- Interrupt and Wake-up on Pin Change
- Special Microcontroller Features
  - Power-on Reset and Programmable Brown-out Detection
  - Internal Calibrated RC Oscillator
  - External and Internal Interrupt Sources
  - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby and Extended Standby
- I/O and Packages
  - 32 Programmable I/O Lines
  - 40-pin PDIP, 44-lead TQFP, and 44-pad QFN/MLF
- Operating Voltages
  - 1.8 5.5V for ATmega1284P
- Speed Grades
  - 0 4 MHz @ 1.8 5.5V
  - 0 10 MHz @ 2.7 5.5V
  - 0 20 MHz @ 4.5 5.5V
- Power Consumption at 1 MHz, 1.8V, 25°C
  - Active: TBD µA
  - Power-down Mode: TBD μA
  - Power-save Mode: TBD μA (Including 32 kHz RTC)



8-bit AVR®
Microcontroller
with 128K Bytes
In-System
Programmable
Flash

ATmega1284P

**Preliminary** 

Summary




8059BS-AVR-05/08



## 1. Pin Configurations

Figure 1-1. Pinout ATmega1284P



#### TQFP/QFN/MLF (AIN1/OC0A/PCINT11 (T1/CLKO/PCINT9) (XCK0/T0/PCINT8) (ADC1/PCINT1) PB4 PB3 PB2 PB1 PB0 <sup>44</sup>43<sup>42</sup>41<sup>40</sup>39<sup>38</sup>37<sup>36</sup>35<sup>34</sup> (PCINT13/ICP3/MOSI) PB5 ☐ PA4 (ADC4/PCINT4) (PCINT14/OC3A/MISO) PB6 PA5 (ADC5/PCINTS) PA6 (ADC6/PCINT6) (PCINT15/OC3B/SCK) PB7 RESET 3 3 1 30 $\vdash$ PA7 (ADC7/PCINT7) VCC 5 29 AREF GND 6 28 GND Þ XTAL2 27 **AVCC** XTAL1 8 26 PC7 (TOSC2/PCINT23) (PCINT24/RXD0/T3) PD0 PC6 (TOSC1/PCINT22) 25 PC5 (TDI/PCINT21) PC4 (TDO/PCINT20) (PCINT25/TXD0) PD1 10 24 (PCINT26/RXD1/INT0) PD2 $12^{13}14^{15}16^{17}18^{19}20^{21}22$ (PCINT28/XCK1/0C1B) PD3 [PCINT28/XCK1/0C1B) PD4 [PCINT39/OC2B/ICP) PD5 [PCINT31/OC2A] PD7 [PCINT31/OC2A] PD7 [PCINT31/OC2A] PD7 [PCINT31/OC2A] PD7 [PCINT31/OC3A] PC1 [PCINT31/SDA] PC1 [PCINT18/SDA] PC1 [PCINT18/TCK] PC2 [PCINT19/TMS] PC3 [PCINT19/TMS] PC3 [PCINT19/TMS] PC3 [PCINT19/TMS] PC3 [PCINT19/TMS] PC3 [PCINT38/TMS] PC3 [PCINT38


Note: The large center pad underneath the QFN/MLF package should be soldered to ground on the board to ensure good mechanical stability.

## 2. Overview

The ATmega1284P is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega1284P achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

## 2.1 Block Diagram

Figure 2-1. Block Diagram



The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.





The ATmega1284P provides the following features: 128K bytes of In-System Programmable Flash with Read-While-Write capabilities, 4K bytes EEPROM, 16K bytes SRAM, 32 general purpose I/O lines, 32 general purpose working registers, Real Time Counter (RTC), three flexible Timer/Counters with compare modes and PWM, 2 USARTs, a byte oriented 2-wire Serial Interface, a 8-channel, 10-bit ADC with optional differential input stage with programmable gain, programmable Watchdog Timer with Internal Oscillator, an SPI serial port, IEEE std. 1149.1 compliant JTAG test interface, also used for accessing the On-chip Debug system and programming and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except Asynchronous Timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the Crystal/Resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run.

The device is manufactured using Atmel's high-density nonvolatile memory technology. The Onchip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega1284P is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega1284P AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

## 2.2 Pin Descriptions

2.2.1 VCC

Digital supply voltage.

2.2.2 GND

Ground.

### 2.2.3 Port A (PA7:PA0)

Port A serves as analog inputs to the Analog-to-digital Converter.

Port A also serves as an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega1284P as listed on page 79.

### 2.2.4 Port B (PB7:PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the ATmega1284P as listed on page 81.

### 2.2.5 Port C (PC7:PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port C also serves the functions of the JTAG interface, along with special features of the ATmega1284P as listed on page 84.

### 2.2.6 Port D (PD7:PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega1284P as listed on page 87.

### 2.2.7 **RESET**

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in "System and Reset Characteristics" on page 328. Shorter pulses are not guaranteed to generate a reset.

### 2.2.8 XTAL1

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

### 2.2.9 XTAL2

Output from the inverting Oscillator amplifier.

### 2.2.10 AVCC

AVCC is the supply voltage pin for Port F and the Analog-to-digital Converter. It should be externally connected to  $V_{CC}$ , even if the ADC is not used. If the ADC is used, it should be connected to  $V_{CC}$  through a low-pass filter.

### 2.2.11 AREF

This is the analog reference pin for the Analog-to-digital Converter.





## 3. Resources

A comprehensive set of development tools, application notes and datasheetsare available for download on http://www.atmel.com/avr.

# 4. Register Summary

| Address          | Name                 | Bit 7          | Bit 6          | Bit 5           | Bit 4          | Bit 3             | Bit 2          | Bit 1                | Bit 0            | Page   |
|------------------|----------------------|----------------|----------------|-----------------|----------------|-------------------|----------------|----------------------|------------------|--|
|                  |                      |                |                |                 |                | Bit 3             |                |                      |                  | raye   |
| (0xFF)           | Reserved             | -              | -              | -               | -              |                   | -              | -                    | -                |  |
| (0xFE)           | Reserved             | -              | -              | -               | -              | -                 | -              | -                    | -                |  |
| (0xFD)           | Reserved             | -              | -              | -               | -              | -                 | -              | -                    | -                |  |
| (0xFC)           | Reserved             | -              | -              | -               | -              | -                 | -              | -                    | -                |  |
| (0xFB)           | Reserved<br>Reserved | -              | -              | -               | -              |                   |                | -                    | -                |  |
| (0xFA)           |                      | -              | -              | -               | -              | -                 | -              | -                    | -                |  |
| (0xF9)           | Reserved             | -              | -              | -               | -              |                   | -              | -                    | -                |  |
| (0xF8)           | Reserved             | -              | -              | -               | -              | -                 | -              | -                    | -                |  |
| (0xF7)           | Reserved             | -              | -              | -               | -              | -                 | -              | -                    | -                |  |
| (0xF6)           | Reserved<br>Reserved | -              | -              | -               | -              | -                 | -              | -                    | -                |  |
| (0xF5)           | Reserved             |                |                | -               | -              | _                 | -              | -                    | -                |  |
| (0xF4)           | <b>.</b>             | -              | -              |                 |                |                   |                |                      |                  |  |
| (0xF3)           | Reserved             | -              | -              | -               | -              | -                 | -              | -                    | -                |  |
| (0xF2)           | Reserved             | -              | -              |                 | -              | -                 | -              | -                    | -                |  |
| (0xF1)           | Reserved             | -              | -              | -               | -              |                   | -              | -                    | -                |  |
| (0xF0)           | Reserved             | -              | -              | -               | -              | -                 | -              | -                    | -                |  |
| (0xEF)           | Reserved             | -              | -              | -               | -              |                   | -              | -                    | -                |  |
| (0xEE)           | Reserved             | -              | -              | -               | -              | -                 | -              | -                    | -                |  |
| (0xED)           | Reserved             | -              | -              | -               | -              | -                 | -              | -                    |                  |  |
| (0xEC)           | Reserved<br>Reserved | -              | -              | -               | -              | -                 | -              | -                    | -                |  |
| (0xEB)           |                      | -              | -              | -               | -              |                   | -              | -                    | -                |  |
| (0xEA)           | Reserved             | -              | -              | -               | -              | -                 | -              | -                    | -                |  |
| (0xE9)           | Reserved             | -              | -              | -               | -              | -                 | -              | -                    | -                |  |
| (0xE8)           | Reserved             | -              | -              | -               | -              | -                 | -              | -                    | -                |  |
| (0xE7)           | Reserved             | -              | -              | -               | -              |                   | -              | -                    | -                |  |
| (0xE6)           | Reserved             | -              | -              | -               | -              | -                 | -              | -                    | -                |  |
| (0xE5)           | Reserved             | -              | -              | -               | -              | -                 | -              | -                    | -                |  |
| (0xE4)           | Reserved             | -              | -              | -               | -              | -                 | -              | -                    | -                |  |
| (0xE3)           | Reserved             | -              | -              | -               | -              |                   | -              | -                    | -                |  |
| (0xE2)           | Reserved             | -              | -              | -               | -              | -                 | -              | -                    | -                |  |
| (0xE1)           | Reserved             | -              | -              | -               | -              |                   | -              | -                    | -                |  |
| (0xE0)           | Reserved             | -              | -              | -               | -              |                   | -              | -                    | -                |  |
| (0xDF)           | Reserved             | -              | -              | -               | -              | -                 | -              | -                    | -                |  |
| (0xDE)           | Reserved             | -              | -              | -               | -              | -                 | -              | -                    | -                |  |
| (0xDD)           | Reserved             | -              | -              | -               | -              | -                 | -              | -                    | -                |  |
| (0xDC)           | Reserved             | -              | -              | -               | -              |                   | -              | -                    | -                |  |
| (0xDB)<br>(0xDA) | Reserved<br>Reserved | -              | -              | -               | -              | -                 | -              | -                    | -                |  |
| (0xDA)<br>(0xD9) | Reserved             | -              | -              | -               | -              | -                 | -              |                      | -                |  |
| · · · · ·        | Reserved             | -              | -              | -               | -              | -                 | -              | -                    | _                |  |
| (0xD8)<br>(0xD7) | Reserved             | -              | -              | -               | -              | -                 | -              | -                    | -                |  |
| (0xD7)           | Reserved             | -              | -              | -               | -              | -                 | -              | -                    | -                |  |
| · · · · ·        | Reserved             | -              | -              | -               | -              | _                 | _              | _                    | _                |  |
| (0xD5)<br>(0xD4) | Reserved             | -              | -              | -               | -              | -                 | -              | -                    | -                | <del> </del>                                     |
| (0xD4)<br>(0xD3) | Reserved             | -              | -              | -               | -              | -                 | -              | -                    | -                | <del> </del>                                     |
| (0xD3)<br>(0xD2) | Reserved             |                | -              | -               | -              | -                 | -              |                      | -                | <del>                                     </del> |
| (0xD2)<br>(0xD1) | Reserved             | -              | -              | -               | -              | -                 | -              | -                    | -                |  |
| (0xD1)<br>(0xD0) | Reserved             | -              | -              | -               | -              | -                 | -              | -                    | -                | <del> </del>                                     |
| (0xD0)<br>(0xCF) | Reserved             | -              | -              | -               | -              | -                 | -              | -                    | -                | <del> </del>                                     |
| (0xCE)           | UDR1                 | -              | -              | -               |                | Data Register     | -              | -                    | -                | 190  |
| (0xCE)           | UBRR1H               | -              | -              | -               | USARTTI/C      |                   | ISART1 Raud Pa | te Register High E   | Byto             | 194/207  |
| (0xCC)           | UBRR1L               |                | _              |                 | JSART1 Baud Ra |                   |                | o riegister riigil E | ,,,,,            | 194/207  |
| (0xCC)           | Reserved             | -              | -              | -               |                | - register Low i  |                | -                    | -                | 134/207  |
| (0xCB)           | UCSR1C               | UMSEL11        | UMSEL10        | UPM11           | UPM10          | USBS1             | UCSZ11         | UCSZ10               | UCPOL1           | 192/206  |
|                  |                      |                |                | UDRIE1          | RXEN1          | TXEN1             | UCSZ11         | RXB81                | TXB81            | 192/206  |
| (0xC9)<br>(0xC8) | UCSR1B<br>UCSR1A     | RXCIE1<br>RXC1 | TXCIE1<br>TXC1 | UDRE1           | FE1            | DOR1              | UPE1           | U2X1                 | MPCM1            | 191/205  |
| (0xC8)<br>(0xC7) |                      | - HXCI         | -              | - UDRET         | FEI            | DORI              | UPET -         |                      | MPCMT            | 190/205  |
|                  | Reserved             | -              | -              | -               |                | Data Posister     | -              | -                    | -                | 100  |
| (0xC6)           | UDR0<br>UBRR0H       | -              | -              | -               | USARTO I/C     | Data Register     | ISADTO Paud Da | te Register High E   | Ruto             | 190  |
| (0xC5)           | UBRR0L               | -              | -              |                 |                |                   |                | ie negisier nigh b   | -yı <del>c</del> | 194/207<br>194/207                               |
| (0xC4)           |                      | -              | -              |                 | JSART0 Baud Ra | te Register Low i |                | -                    | -                | 194/207  |
| (0xC3)           | Reserved<br>UCSR0C   |                |                | -<br>UPM01      |                |                   | -<br>LICS701   | UCSZ00               |                  | 100/000  |
| (0xC2)           |                      | UMSEL01        | UMSEL00        | UPM01<br>UDRIE0 | UPM00<br>RXEN0 | USBS0             | UCSZ01         |                      | UCPOL0           | 192/206<br>191/205                               |
| (0xC1)           | UCSR0B               | RXCIE0         | TXCIE0         | ODMIEO          | □∨EN0          | TXEN0             | UCSZ02         | RXB80                | TXB80            | 191/200  |





| Address          | Name                 | Bit 7  | Bit 6  | Bit 5    | Bit 4               | Bit 3              | Bit 2       | Bit 1   | Bit 0   | Page    |
|------------------|----------------------|--------|--------|----------|---------------------|--------------------|-------------|---------|---------|---------|
| (0xC0)           | UCSR0A               | RXC0   | TXC0   | UDRE0    | FE0                 | DOR0               | UPE0        | U2X0    | MPCM0   | 190/205 |
| (0xBF)           | Reserved             | -      | -      | - ODNEO  | -                   | -                  | -           | -       | -       | 190/203 |
| (0xBE)           | Reserved             | -      | -      | -        | -                   | _                  | -           | -       | -       |         |
| (0xBD)           | TWAMR                | TWAM6  | TWAM5  | TWAM4    | TWAM3               | TWAM2              | TWAM1       | TWAMO   | -       | 236     |
| (0xBC)           | TWCR                 | TWINT  | TWEA   | TWSTA    | TWSTO               | TWWC               | TWEN        | -       | TWIE    | 233     |
| (0xBB)           | TWDR                 |        | 1      |          |                     | erface Data Regis  |             |         |         | 235     |
| (0xBA)           | TWAR                 | TWA6   | TWA5   | TWA4     | TWA3                | TWA2               | TWA1        | TWA0    | TWGCE   | 236     |
| (0xB9)           | TWSR                 | TWS7   | TWS6   | TWS5     | TWS4                | TWS3               | -           | TWPS1   | TWPS0   | 235     |
| (0xB8)           | TWBR                 |        | u .    | 2        | -wire Serial Interf | ace Bit Rate Reg   | ister       |         |         | 233     |
| (0xB7)           | Reserved             | -      | -      | -        | -                   | -                  | -           | -       | -       |         |
| (0xB6)           | ASSR                 | -      | EXCLK  | AS2      | TCN2UB              | OCR2AUB            | OCR2BUB     | TCR2AUB | TCR2BUB | 159     |
| (0xB5)           | Reserved             | -      | -      | -        | -                   | -                  | -           | -       | -       |         |
| (0xB4)           | OCR2B                |        |        | Tim      | ner/Counter2 Out    | put Compare Rec    | jister B    |         |         | 159     |
| (0xB3)           | OCR2A                |        |        | Tim      | ner/Counter2 Out    | put Compare Rec    | jister A    |         |         | 159     |
| (0xB2)           | TCNT2                |        |        |          | Timer/Co            | unter2 (8 Bit)     |             |         |         | 158     |
| (0xB1)           | TCCR2B               | FOC2A  | FOC2B  | -        | -                   | WGM22              | CS22        | CS21    | CS20    | 157     |
| (0xB0)           | TCCR2A               | COM2A1 | COM2A0 | COM2B1   | COM2B0              | -                  | -           | WGM21   | WGM20   | 154     |
| (0xAF)           | Reserved             | -      | -      | -        | -                   | -                  | -           | -       | -       |         |
| (0xAE)           | Reserved             | -      | -      | -        | -                   | -                  | -           | -       | -       |         |
| (0xAD)           | Reserved             | -      | -      | -        | -                   | -                  | -           | -       | -       |         |
| (0xAC)           | Reserved             | -      | -      | -        | -                   | -                  | -           | -       | -       |         |
| (0xAB)           | Reserved             | -      | -      | -        | -                   | -                  | -           | -       | -       |         |
| (0xAA)           | Reserved             | -      | -      | -        | -                   | -                  | -           | -       | -       |         |
| (0xA9)           | Reserved             | -      | -      | -        | -                   | -                  | -           | -       | -       |         |
| (0xA8)           | Reserved             | -      | -      | -        | -                   | -                  | -           | -       | -       |         |
| (0xA7)           | Reserved             | -      | -      | -        | -                   | -                  | -           | -       | -       |         |
| (0xA6)           | Reserved             | -      | -      | -        | -                   | -                  | -           | -       | -       |         |
| (0xA5)           | Reserved             | -      | -      | -        | -                   | -                  | -           | -       | -       |         |
| (0xA4)           | Reserved             | -      | -      | -        | -                   | -                  | -           | -       | -       |         |
| (0xA3)           | Reserved             | -      | -      | -        | -                   | -                  | -           | -       | -       |         |
| (0xA2)           | Reserved             | -      | -      | -        | -                   | -                  | -           | -       | -       |         |
| (0xA1)           | Reserved             | -      | -      | -        | -                   | -                  | -           | -       | -       |         |
| (0xA0)           | Reserved             | -      | -      | -        | -                   | -                  | -           | -       | -       |         |
| (0x9F)           | Reserved             | -      | -      | -        | -                   | -                  | -           | -       | -       |         |
| (0x9E)<br>(0x9D) | Reserved<br>Reserved | -      | -      | -        | -                   | -                  | -           | -       | -       |         |
| (0x9D)           | Reserved             | -      | -      | -        | -                   | -                  | -           | -       | -       |         |
| (0x9B)           | OCR3BH               | -      | -      |          |                     | ompare Register    | B High Byte | -       | -       | 136     |
| (0x9A)           | OCR3BL               |        |        |          | -                   | Compare Register   |             |         |         | 136     |
| (0x99)           | OCR3AH               |        |        |          |                     | ompare Register    |             |         |         | 136     |
| (0x98)           | OCR3AL               |        |        |          |                     | Compare Register   |             |         |         | 136     |
| (0x97)           | ICR3H                |        |        |          |                     | Capture Register   |             |         |         | 137     |
| (0x96)           | ICR3L                |        |        |          |                     | Capture Register   |             |         |         | 137     |
| (0x95)           | TCNT3H               |        |        |          |                     | unter Register Hig | •           |         |         | 136     |
| (0x94)           | TCNT3L               |        |        |          |                     | unter Register Lo  |             |         |         | 136     |
| (0x93)           | Reserved             | -      | -      | -        | -                   | -                  | -           | -       | _       |         |
| (0x92)           | TCCR3C               | FOC3A  | FOC3B  | -        | -                   | -                  | -           | -       | -       | 135     |
| (0x91)           | TCCR3B               | ICNC3  | ICES3  | -        | WGM33               | WGM32              | CS32        | CS31    | CS30    | 134     |
| (0x90)           | TCCR3A               | COM3A1 | COM3A0 | COM3B1   | СОМЗВ0              | -                  | -           | WGM31   | WGM30   | 132     |
| (0x8F)           | Reserved             | -      | -      | -        | -                   | -                  | -           | -       | -       |         |
| (0x8E)           | Reserved             | -      | -      | -        | -                   | -                  | -           | -       | -       |         |
| (0x8D)           | Reserved             | -      | -      | -        | -                   | -                  | -           | -       | -       |         |
| (0x8C)           | Reserved             | -      | -      | -        | -                   | -                  | -           | -       | -       |         |
| (0x8B)           | OCR1BH               |        | •      | Timer/Co | unter1 - Output C   | ompare Register    | B High Byte | •       |         | 136     |
| (0x8A)           | OCR1BL               |        |        |          |                     | Compare Register   |             |         | İ       | 136     |
| (0x89)           | OCR1AH               |        |        |          |                     | ompare Register    |             |         |         | 136     |
| (0x88)           | OCR1AL               |        |        | Timer/Co | unter1 - Output C   | Compare Register   | A Low Byte  |         |         | 136     |
| (0x87)           | ICR1H                |        |        | Timer/0  | Counter1 - Input (  | Capture Register   | High Byte   |         |         | 137     |
| (0x86)           | ICR1L                |        |        | Timer/   | Counter1 - Input    | Capture Register   | Low Byte    |         |         | 137     |
| (0x85)           | TCNT1H               |        |        | Time     | er/Counter1 - Cou   | unter Register Hiç | gh Byte     |         |         | 136     |
| (0x84)           | TCNT1L               |        |        | Tim      | er/Counter1 - Co    | unter Register Lo  | w Byte      |         |         | 136     |
| (0x83)           | Reserved             | -      | -      | -        | -                   | -                  | -           | -       | -       |         |
| (0x82)           | TCCR1C               | FOC1A  | FOC1B  | -        | -                   | -                  | -           | -       | -       | 135     |
| (0x81)           | TCCR1B               | ICNC1  | ICES1  | -        | WGM13               | WGM12              | CS12        | CS11    | CS10    | 134     |
| (0,,00)          | TCCR1A               | COM1A1 | COM1A0 | COM1B1   | COM1B0              | -                  | -           | WGM11   | WGM10   | 132     |
| (0x80)<br>(0x7F) | DIDR1                | _      | -      | -        | -                   |                    |             | AIN1D   | AIN0D   | 240     |

| Address                    | Name               | Bit 7   | Bit 6      | Bit 5      | Bit 4                  | Bit 3                      | Bit 2          | Bit 1                | Bit 0    | Page     |
|----------------------------|--------------------|---------|------------|------------|------------------------|----------------------------|----------------|----------------------|----------|----------|
| (0x7E)                     | DIDR0              | ADC7D   | ADC6D      | ADC5D      | ADC4D                  | ADC3D                      | ADC2D          | ADC1D                | ADC0D    | 260      |
| (0x7E)<br>(0x7D)           | Reserved           | ADC/D   |            | ADC5D      | ADC4D                  | ADC3D                      | ADC2D<br>-     | ADCTD -              | ADCOD -  | 260      |
| (0x7D)<br>(0x7C)           | ADMUX              | REFS1   | -<br>REFS0 | ADLAR      | MUX4                   | MUX3                       | MUX2           | MUX1                 | MUX0     | 256      |
| (0x7C)<br>(0x7B)           | ADCSRB             | -<br>-  | ACME       | - ADLAN    | -                      | -                          | ADTS2          | ADTS1                | ADTS0    | 239      |
| (0x7B)<br>(0x7A)           | ADCSRA             | ADEN    | ADSC       | ADATE      | ADIF                   | ADIE                       | ADTS2<br>ADPS2 | ADPS1                | ADPS0    | 258      |
| (0x7A)<br>(0x79)           | ADCH               | ADLIN   | ADGC       | ADAIL      |                        | gister High byte           | ADF 32         | ADF31                | ADI 30   | 259      |
| (0x78)                     | ADCL               |         |            |            |                        | egister Low byte           |                |                      |          | 259      |
| (0x77)                     | Reserved           | _       | _          | _          | ADO Data He            | -                          | _              | _                    | _        | 255      |
| (0x77)                     | Reserved           | -       | -          | -          | -                      | -                          | -              | -                    | -        |          |
| (0x75)                     | Reserved           | -       | -          | -          | _                      | _                          | -              | _                    | _        |          |
| (0x74)                     | Reserved           | -       | -          | -          | -                      | _                          | -              | -                    | -        |          |
| (0x73)                     | PCMSK3             | PCINT31 | PCINT30    | PCINT29    | PCINT28                | PCINT27                    | PCINT26        | PCINT25              | PCINT24  | 69       |
| (0x72)                     | Reserved           | -       | -          | -          | -                      | -                          | -              | -                    | -        |          |
| (0x71)                     | TIMSK3             | -       | -          | ICIE3      | -                      | -                          | OCIE3B         | OCIE3A               | TOIE3    | 138      |
| (0x70)                     | TIMSK2             | -       | -          | -          | -                      | -                          | OCIE2B         | OCIE2A               | TOIE2    | 160      |
| (0x6F)                     | TIMSK1             | -       | -          | ICIE1      | -                      | -                          | OCIE1B         | OCIE1A               | TOIE1    | 137      |
| (0x6E)                     | TIMSK0             | -       | -          | -          | -                      | -                          | OCIE0B         | OCIE0A               | TOIE0    | 109      |
| (0x6D)                     | PCMSK2             | PCINT23 | PCINT22    | PCINT21    | PCINT20                | PCINT19                    | PCINT18        | PCINT17              | PCINT16  | 69       |
| (0x6C)                     | PCMSK1             | PCINT15 | PCINT14    | PCINT13    | PCINT12                | PCINT11                    | PCINT10        | PCINT9               | PCINT8   | 69       |
| (0x6B)                     | PCMSK0             | PCINT7  | PCINT6     | PCINT5     | PCINT4                 | PCINT3                     | PCINT2         | PCINT1               | PCINT0   | 70       |
| (0x6A)                     | Reserved           | -       | -          | -          | -                      | -                          | -              | -                    | -        |          |
| (0x69)                     | EICRA              | -       | -          | ISC21      | ISC20                  | ISC11                      | ISC10          | ISC01                | ISC00    | 66       |
| (0x68)                     | PCICR              | -       | -          | -          | -                      | PCIE3                      | PCIE2          | PCIE1                | PCIE0    | 68       |
| (0x67)                     | Reserved           | -       | -          | -          | -                      | -                          | -              | -                    | -        |          |
| (0x66)                     | OSCCAL             |         |            | •          | Oscillator Cali        | bration Register           |                |                      |          | 39       |
| (0x65)                     | PRR1               | -       | -          | -          | -                      | -                          | -              | -                    | PRTIM3   | 47       |
| (0x64)                     | PRR0               | PRTWI   | PRTIM2     | PRTIM0     | PRUSART1               | PRTIM1                     | PRSPI          | PRUSART0             | PRADC    | 47       |
| (0x63)                     | Reserved           | -       | -          | -          | -                      | -                          | -              | -                    | -        |          |
| (0x62)                     | Reserved           | -       | -          | -          | -                      | -                          | -              | -                    | -        |          |
| (0x61)                     | CLKPR              | CLKPCE  | -          | -          | -                      | CLKPS3                     | CLKPS2         | CLKPS1               | CLKPS0   | 39       |
| (0x60)                     | WDTCSR             | WDIF    | WDIE       | WDP3       | WDCE                   | WDE                        | WDP2           | WDP1                 | WDP0     | 58       |
| 0x3F (0x5F)                | SREG               | 1       | T          | Н          | S                      | V                          | N              | Z                    | С        | 9        |
| 0x3E (0x5E)                | SPH                | SP15    | SP14       | SP13       | SP12                   | SP11                       | SP10           | SP9                  | SP8      | 10       |
| 0x3D (0x5D)                | SPL                | SP7     | SP6        | SP5        | SP4                    | SP3                        | SP2            | SP1                  | SP0      | 10       |
| 0x3C (0x5C)                | Reserved           | -       | -          | -          | -                      | -                          | -              | -                    | -        |          |
| 0x3B (0x5B)                | RAMPZ              | -       | -          | -          | -                      | -                          | -              | -                    | RAMPZ0   | 13       |
| 0x3A (0x5A)                | Reserved           | -       | -          | -          | -                      | -                          | -              | -                    | -        |          |
| 0x39 (0x59)                | Reserved           | -       | -          | -          | -                      | -                          | -              | -                    | -        |          |
| 0x38 (0x58)                | Reserved           | -       | -          | -          | -                      | -                          | -              | -                    | -        |          |
| 0x37 (0x57)                | SPMCSR             | SPMIE   | RWWSB      | SIGRD      | RWWSRE                 | BLBSET                     | PGWRT          | PGERS                | SPMEN    | 290      |
| 0x36 (0x56)                | Reserved           | -       |            |            |                        | -                          | -              | -                    | -        |          |
| 0x35 (0x55)                | MCUCR              | JTD     | BODS       | BODSE      | PUD                    | -                          | -              | IVSEL                | IVCE     | 91/276   |
| 0x34 (0x54)                | MCUSR              | -       | -          | -          | JTRF                   | WDRF                       | BORF           | EXTRF                | PORF     | 57/276   |
| 0x33 (0x53)                | SMCR               | -       | -          | -          | -                      | SM2                        | SM1            | SM0                  | SE       | 46       |
| 0x32 (0x52)                | Reserved           | -       | -          | -          |                        | ahua Danisi                | -              | -                    | -        | 000      |
| 0x31 (0x51)                | OCDR               | 400     | 4000       | 400        |                        | ebug Register              | 4010           | 40104                | 40100    | 266      |
| 0x30 (0x50)                | ACSR               | ACD     | ACBG       | ACO        | ACI                    | ACIE                       | ACIC           | ACIS1                | ACIS0    | 258      |
| 0x2F (0x4F)                | Reserved           | -       | -          | -          | - CDLO Do              | -<br>eta Bagistar          | -              | -                    | -        | 474      |
| 0x2E (0x4E)                | SPDR               | CDIEO   | WCOL 2     |            |                        | ata Register               |                |                      | SBIOVO   | 171      |
| 0x2D (0x4D)                | SPSR               | SPIF0   | WCOL0      | -<br>DORDO | - MCTDO                | CPCL O                     | - CDUAO        | -<br>CDD01           | SPI2X0   | 170      |
| 0x2C (0x4C)                | SPCR               | SPIE0   | SPE0       | DORD0      | MSTR0                  | CPOL0                      | CPHA0          | SPR01                | SPR00    | 169      |
| 0x2B (0x4B)                | GPIOR2             |         |            |            |                        | se I/O Register 2          |                |                      |          | 27       |
| 0x2A (0x4A)<br>0x29 (0x49) | GPIOR1<br>Reserved | -       | -          | -          | General Purpo          | se I/O Register 1          | -              | _                    | -        | 27       |
| 0x29 (0x49)<br>0x28 (0x48) | OCR0B              | -       | -          |            | ner/Counter0 Outp      | out Compare Pag            |                | -                    | -        | 109      |
| 0x28 (0x48)<br>0x27 (0x47) | OCR0A              |         |            |            | ner/Counter0 Outp      |                            |                |                      |          | 108      |
| 0x27 (0x47)<br>0x26 (0x46) | TCNT0              |         |            | 1111       |                        | unter0 (8 Bit)             | 10101 A        |                      |          | 108      |
| 0x26 (0x46)<br>0x25 (0x45) | TCCR0B             | FOC0A   | FOC0B      | -          | -                      | WGM02                      | CS02           | CS01                 | CS00     | 108      |
| 0x24 (0x44)                | TCCR0A             | COM0A1  | COM0A0     | COM0B1     | COM0B0                 |                            | -              | WGM01                | WGM00    | 107      |
| 0x24 (0x44)<br>0x23 (0x43) | GTCCR              | TSM     | -          | -          | -                      | -                          | _              | PSR2                 | PSR54310 | 161      |
| 0x23 (0x43)<br>0x22 (0x42) | EEARH              | -       | _          | -          |                        |                            | EPROM Addros   | s Register High By   |          | 22       |
| 0x21 (0x41)                | EEARL              | -       | -          |            | EEPROM Addres          |                            |                | o riegister riigil D | ,,,,     | 22       |
|                            |                    |         |            |            |                        | Data Register              | ,              |                      |          | 22       |
|                            |                    |         |            |            |                        | zala i iegistei            |                |                      |          | ~~       |
| 0x20 (0x40)                | EEDR<br>EECB       | -       | -          | FFPM1      | FEDMO                  | FFRIF                      | FEMME          | FFWF                 | FERE     | 22       |
|                            | EECR<br>GPIOR0     | -       | -          | EEPM1      | EEPM0<br>General Purpo | EERIE<br>se I/O Register 0 | EEMWE          | EEWE                 | EERE     | 22<br>27 |





| Address     | Name     | Bit 7  | Bit 6  | Bit 5  | Bit 4  | Bit 3  | Bit 2  | Bit 1  | Bit 0  | Page |
|-------------|----------|--------|--------|--------|--------|--------|--------|--------|--------|------|
| 0x1C (0x3C) | EIFR     | -      | -      | -      | -      | -      | INTF2  | INTF1  | INTF0  | 67   |
| 0x1B (0x3B) | PCIFR    | -      | -      | -      | -      | PCIF3  | PCIF2  | PCIF1  | PCIF0  | 68   |
| 0x1A (0x3A) | Reserved | -      | -      | -      | -      | -      | -      | -      | -      |      |
| 0x19 (0x39) | Reserved | -      | -      | -      | -      | -      | -      | -      | -      |      |
| 0x18 (0x38) | TIFR3    | -      | -      | ICF3   | -      | -      | OCF3B  | OCF3A  | TOV3   | 139  |
| 0x17 (0x37) | TIFR2    | -      | -      | -      | -      | -      | OCF2b  | OCF2A  | TOV2   | 161  |
| 0x16 (0x36) | TIFR1    | -      | -      | ICF1   | -      | -      | OCF1B  | OCF1A  | TOV1   | 138  |
| 0x15 (0x35) | TIFR0    | -      | -      | -      | -      | -      | OCF0B  | OCF0A  | TOV0   | 109  |
| 0x14 (0x34) | Reserved | -      | -      | -      | -      | -      | -      | -      | -      |      |
| 0x13 (0x33) | Reserved | -      | -      | -      | -      | -      | -      | -      | -      |      |
| 0x12 (0x32) | Reserved | -      | -      | -      | -      | -      | -      | -      | -      |      |
| 0x11 (0x31) | Reserved | -      | -      | -      | -      | -      | -      | -      | -      |      |
| 0x10 (0x30) | Reserved | -      | -      | -      | -      | -      | -      | -      | -      |      |
| 0x0F (0x2F) | Reserved | -      | -      | -      | -      | -      | -      | -      | -      |      |
| 0x0E (0x2E) | Reserved | -      | -      | -      | -      | -      | -      | -      | -      |      |
| 0x0D (0x2D) | Reserved | -      | -      | -      | -      | -      | -      | -      | -      |      |
| 0x0C (0x2C) | Reserved | -      | -      | -      | -      | -      | -      | -      | -      |      |
| 0x0B (0x2B) | PORTD    | PORTD7 | PORTD6 | PORTD5 | PORTD4 | PORTD3 | PORTD2 | PORTD1 | PORTD0 | 92   |
| 0x0A (0x2A) | DDRD     | DDD7   | DDD6   | DDD5   | DDD4   | DDD3   | DDD2   | DDD1   | DDD0   | 92   |
| 0x09 (0x29) | PIND     | PIND7  | PIND6  | PIND5  | PIND4  | PIND3  | PIND2  | PIND1  | PIND0  | 92   |
| 0x08 (0x28) | PORTC    | PORTC7 | PORTC6 | PORTC5 | PORTC4 | PORTC3 | PORTC2 | PORTC1 | PORTC0 | 92   |
| 0x07 (0x27) | DDRC     | DDC7   | DDC6   | DDC5   | DDC4   | DDC3   | DDC2   | DDC1   | DDC0   | 92   |
| 0x06 (0x26) | PINC     | PINC7  | PINC6  | PINC5  | PINC4  | PINC3  | PINC2  | PINC1  | PINC0  | 92   |
| 0x05 (0x25) | PORTB    | PORTB7 | PORTB6 | PORTB5 | PORTB4 | PORTB3 | PORTB2 | PORTB1 | PORTB0 | 91   |
| 0x04 (0x24) | DDRB     | DDB7   | DDB6   | DDB5   | DDB4   | DDB3   | DDB2   | DDB1   | DDB0   | 91   |
| 0x03 (0x23) | PINB     | PINB7  | PINB6  | PINB5  | PINB4  | PINB3  | PINB2  | PINB1  | PINB0  | 91   |
| 0x02 (0x22) | PORTA    | PORTA7 | PORTA6 | PORTA5 | PORTA4 | PORTA3 | PORTA2 | PORTA1 | PORTA0 | 91   |
| 0x01 (0x21) | DDRA     | DDA7   | DDA6   | DDA5   | DDA4   | DDA3   | DDA2   | DDA1   | DDA0   | 91   |
| 0x00 (0x20) | PINA     | PINA7  | PINA6  | PINA5  | PINA4  | PINA3  | PINA2  | PINA1  | PINA0  | 91   |

- Notes: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
  - 2. I/O registers within the address range \$00 \$1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
  - 3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
  - 4. When using the I/O specific commands IN and OUT, the I/O addresses \$00 \$3F must be used. When addressing I/O registers as data space using LD and ST instructions, \$20 must be added to these addresses. The ATmega1284P is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from \$60 - \$FF, only the ST/STS/STD and LD/LDS/LDD instructions can be used.

# 5. Instruction Set Summary

| Mnemonics            | Operands                              | Description  | Operation  | Flags        | #Clocks |
|----------------------|---------------------------------------|--|--|--------------|---------|
| ARITHMETIC AND L     | OGIC INSTRUCTIONS                     | 5  | -  |              |         |
| ADD                  | Rd, Rr                                | Add two Registers  | Rd ← Rd + Rr   | Z,C,N,V,H    | 1       |
| ADC                  | Rd, Rr                                | Add with Carry two Registers   | $Rd \leftarrow Rd + Rr + C$  | Z,C,N,V,H    | 1       |
| ADIW                 | Rdl,K                                 | Add Immediate to Word  | Rdh:Rdl ← Rdh:Rdl + K  | Z,C,N,V,S    | 2       |
| SUB                  | Rd, Rr                                | Subtract two Registers   | Rd ← Rd - Rr   | Z,C,N,V,H    | 1       |
| SUBI                 | Rd, K                                 | Subtract Constant from Register  | $Rd \leftarrow Rd - K$   | Z,C,N,V,H    | 1       |
| SBC                  | Rd, Rr                                | Subtract with Carry two Registers  | $Rd \leftarrow Rd - Rr - C$  | Z,C,N,V,H    | 1       |
| SBCI                 | Rd, K                                 | Subtract with Carry Constant from Reg.                                       | Rd ← Rd - K - C  | Z,C,N,V,H    | 1       |
| SBIW                 | Rdl,K                                 | Subtract Immediate from Word   | Rdh:Rdl ← Rdh:Rdl - K  | Z,C,N,V,S    | 2       |
| AND                  | Rd, Rr                                | Logical AND Registers  | $Rd \leftarrow Rd \bullet Rr$  | Z,N,V        | 1       |
| ANDI                 | Rd, K                                 | Logical AND Register and Constant  | $Rd \leftarrow Rd \bullet K$   | Z,N,V        | 1       |
| OR                   | Rd, Rr                                | Logical OR Registers   | $Rd \leftarrow Rd \vee Rr$   | Z,N,V        | 1       |
| ORI                  | Rd, K                                 | Logical OR Register and Constant   | $Rd \leftarrow Rd \vee K$  | Z,N,V        | 1       |
| EOR                  | Rd, Rr                                | Exclusive OR Registers   | $Rd \leftarrow Rd \oplus Rr$   | Z,N,V        | 1       |
| COM                  | Rd                                    | One's Complement   | $Rd \leftarrow 0xFF - Rd$  | Z,C,N,V      | 1       |
| NEG                  | Rd                                    | Two's Complement   | Rd ← 0x00 − Rd   | Z,C,N,V,H    | 1       |
| SBR                  | Rd,K                                  | Set Bit(s) in Register   | Rd ← Rd v K  | Z,N,V        | 1       |
| CBR                  | Rd,K                                  | Clear Bit(s) in Register   | $Rd \leftarrow Rd \bullet (0xFF - K)$  | Z,N,V        | 1       |
| INC                  | Rd                                    | Increment  | Rd ← Rd + 1  | Z,N,V        | 1       |
| DEC                  | Rd                                    | Decrement  | Rd ← Rd − 1  | Z,N,V        | 1       |
| TST                  | Rd                                    | Test for Zero or Minus   | Rd ← Rd • Rd   | Z,N,V        | 1       |
| CLR                  | Rd                                    | Clear Register   | Rd ← Rd ⊕ Rd   | Z,N,V        | 1       |
| SER                  | Rd                                    | Set Register   | Rd ← 0xFF  | None         | 1       |
| MUL                  | Rd, Rr                                | Multiply Unsigned  | R1:R0 ← Rd x Rr  | Z,C          | 2       |
| MULS<br>MULSU        | Rd, Rr<br>Rd, Rr                      | Multiply Signed  | R1:R0 ← Rd x Rr  | Z,C<br>Z,C   | 2       |
| FMUL                 | Rd, Rr                                | Multiply Signed with Unsigned Fractional Multiply Unsigned                   | R1:R0 $\leftarrow$ Rd x Rr<br>R1:R0 $\leftarrow$ (Rd x Rr) $<<$ 1  | Z,C          | 2       |
| FMULS                | Rd, Rr                                | Fractional Multiply Signed   | R1:R0 ← (Rd x Rr) << 1   | Z,C          | 2       |
| FMULSU               | Rd, Rr                                | Fractional Multiply Signed with Unsigned                                     | R1:R0 ← (Rd x Rr) << 1   | Z,C          | 2       |
| BRANCH INSTRUCT      | · · · · · · · · · · · · · · · · · · · | 1 ractional within by orgined with orisigned                                 | 111.110 (11d X 111)  | 2,0          | 2       |
| RJMP                 | k                                     | Relative Jump  | PC ← PC + k + 1  | None         | 2       |
| IJMP                 |                                       | Indirect Jump to (Z)   | PC ← Z   | None         | 2       |
| JMP                  | k                                     | Direct Jump  | PC ← k   | None         | 3       |
| RCALL                | k                                     | Relative Subroutine Call   | PC ← PC + k + 1  | None         | 4       |
| ICALL                |                                       | Indirect Call to (Z)   | PC ← Z   | None         | 4       |
| CALL                 | k                                     | Direct Subroutine Call   | PC ← k   | None         | 5       |
| RET                  |                                       | Subroutine Return  | PC ← STACK   | None         | 5       |
| RETI                 |                                       | Interrupt Return   | PC ← STACK   | 1            | 5       |
| CPSE                 | Rd,Rr                                 | Compare, Skip if Equal   | if (Rd = Rr) PC ← PC + 2 or 3  | None         | 1/2/3   |
| СР                   | Rd,Rr                                 | Compare  | Rd – Rr  | Z, N,V,C,H   | 1       |
| CPC                  | Rd,Rr                                 | Compare with Carry   | Rd – Rr – C  | Z, N,V,C,H   | 1       |
| CPI                  | Rd,K                                  | Compare Register with Immediate  | Rd – K   | Z, N,V,C,H   | 1       |
| SBRC                 | Rr, b                                 | Skip if Bit in Register Cleared  | if (Rr(b)=0) PC ← PC + 2 or 3  | None         | 1/2/3   |
| SBRS                 | Rr, b                                 | Skip if Bit in Register is Set   | if (Rr(b)=1) PC ← PC + 2 or 3  | None         | 1/2/3   |
| SBIC                 | P, b                                  | Skip if Bit in I/O Register Cleared  | if (P(b)=0) PC ← PC + 2 or 3   | None         | 1/2/3   |
| SBIS                 | P, b                                  | Skip if Bit in I/O Register is Set   | if (P(b)=1) PC ← PC + 2 or 3   | None         | 1/2/3   |
| BRBS                 | s, k                                  | Branch if Status Flag Set  | if (SREG(s) = 1) then PC←PC+k + 1  | None         | 1/2     |
| BRBC                 | s, k                                  | Branch if Status Flag Cleared  | if (SREG(s) = 0) then PC←PC+k + 1  | None         | 1/2     |
| BREQ                 | k                                     | Branch if Equal  | if (Z = 1) then PC ← PC + k + 1  | None         | 1/2     |
| BRNE                 | k                                     | Branch if Not Equal  | if (Z = 0) then PC ← PC + k + 1  | None         | 1/2     |
| BRCS                 | k                                     | Branch if Carry Set  | if (C = 1) then PC ← PC + k + 1  | None         | 1/2     |
| BRCC                 | k                                     | Branch if Carry Cleared  | if (C = 0) then PC ← PC + k + 1  | None         | 1/2     |
| BRSH                 | k                                     | Branch if Same or Higher   | if (C = 0) then PC ← PC + k + 1  | None         | 1/2     |
| BRLO                 | k                                     | Branch if Lower  | if (C = 1) then PC ← PC + k + 1  | None         | 1/2     |
| BRMI                 | k                                     | Branch if Minus  | if (N = 1) then PC ← PC + k + 1  | None         | 1/2     |
| BRPL                 | k                                     | Branch if Plus   | if (N = 0) then PC ← PC + k + 1  | None         | 1/2     |
| BRGE                 | k                                     | Branch if Greater or Equal, Signed   | if (N ⊕ V= 0) then PC ← PC + k + 1   | None         | 1/2     |
| BRLT                 | k                                     | Branch if Less Than Zero, Signed   | if (N ⊕ V= 1) then PC ← PC + k + 1   | None         | 1/2     |
| BRHS                 | k                                     | Branch if Half Carry Flag Set  | if (H = 1) then PC ← PC + k + 1  | None         | 1/2     |
| BRHC                 | k                                     | Branch if Half Carry Flag Cleared  | if (H = 0) then PC ← PC + k + 1  | None         | 1/2     |
| DDTO                 |                                       |  |  |              | 1/0     |
| BRTS                 | k                                     | Branch if T Flag Set   | if (T = 1) then PC ← PC + k + 1  | None         | 1/2     |
| BRTS<br>BRTC<br>BRVS | k<br>k<br>k                           | Branch if T Flag Set Branch if T Flag Cleared Branch if Overflow Flag is Set | if (I = 1) then PC $\leftarrow$ PC + k + 1<br>if (T = 0) then PC $\leftarrow$ PC + k + 1<br>if (V = 1) then PC $\leftarrow$ PC + k + 1 | None<br>None | 1/2     |





| Mnemonics  | Operands   | Description  | Operation   | Flags                                   | #Clocks   |
|--|--|--|---|---|---|
| BRVC   | k  | Branch if Overflow Flag is Cleared   | if (V = 0) then PC ← PC + k + 1   | None                                    | 1/2   |
| BRIE   | k  | Branch if Interrupt Enabled  | if ( I = 1) then PC ← PC + k + 1  | None                                    | 1/2   |
| BRID   | k  | Branch if Interrupt Disabled   | if ( I = 0) then PC ← PC + k + 1  | None                                    | 1/2   |
| BIT AND BIT-TEST   | INSTRUCTIONS   |  |   |   |   |
| SBI  | P,b  | Set Bit in I/O Register  | I/O(P,b) ← 1  | None                                    | 2   |
| CBI  | P,b  | Clear Bit in I/O Register  | I/O(P,b) ← 0  | None                                    | 2   |
| LSL  | Rd   | Logical Shift Left   | $Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$  | Z,C,N,V                                 | 1   |
| LSR  | Rd   | Logical Shift Right  | $Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$  | Z,C,N,V                                 | 1   |
| ROL  | Rd   | Rotate Left Through Carry  | $Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$   | Z,C,N,V                                 | 1   |
| ROR  | Rd   | Rotate Right Through Carry   | $Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$   | Z,C,N,V                                 | 1   |
| ASR  | Rd   | Arithmetic Shift Right   | $Rd(n) \leftarrow Rd(n+1), n=06$  | Z,C,N,V                                 | 1   |
| SWAP   | Rd   | Swap Nibbles   | $Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30)$  | None                                    | 1   |
| BSET   | s  | Flag Set   | SREG(s) ← 1   | SREG(s)                                 | 1   |
| BCLR   | s  | Flag Clear   | $SREG(s) \leftarrow 0$  | SREG(s)                                 | 1   |
| BST  | Rr, b  | Bit Store from Register to T   | $T \leftarrow Rr(b)$  | T                                       | 1   |
| BLD  | Rd, b  | Bit load from T to Register  | $Rd(b) \leftarrow T$  | None                                    | 1   |
| SEC  |  | Set Carry  | C ← 1   | С                                       | 1   |
| CLC  |  | Clear Carry  | C ← 0   | С                                       | 1   |
| SEN  |  | Set Negative Flag  | N ← 1   | N                                       | 1   |
| CLN  |  | Clear Negative Flag  | N ← 0   | N                                       | 1   |
| SEZ  | 1  | Set Zero Flag  | Z ← 1   | Z                                       | 1   |
| CLZ  | 1  | Clear Zero Flag  | Z ← 0   | Z                                       | 1   |
| SEI  |  | Global Interrupt Enable  | I ← 1   | 1                                       | 1   |
| CLI  |  | Global Interrupt Disable   | 1←0   | 1                                       | 1   |
| SES  |  | Set Signed Test Flag   | S ← 1   | S                                       | 1   |
| CLS  |  | Clear Signed Test Flag   | S ← 0   | S                                       | 1   |
| SEV  |  | Set Twos Complement Overflow.  | V ← 1   | V                                       | 1   |
| CLV  |  | Clear Twos Complement Overflow   | V ← 0   | V                                       | 1   |
| SET  |  | Set T in SREG  | T ← 1   | Т                                       | 1   |
| CLT  |  | Clear T in SREG  | T ← 0   | Т                                       | 1   |
| SEH  |  | Set Half Carry Flag in SREG  | H←1   | H                                       | 1   |
| CLH  |  | Clear Half Carry Flag in SREG  | H ← 0   | Н                                       | 1   |
| DATA TRANSFER  | 1  | T., 2: 2::   | T   | T                                       | <del>.</del>  |
| MOV  | Rd, Rr   | Move Between Registers   | Rd ← Rr   | None                                    | 1   |
| MOVW   | Rd, Rr   | Copy Register Word   | Rd+1:Rd ← Rr+1:Rr   | None                                    | 1   |
| LDI  | Rd, K  | Load Immediate   | Rd ← K  | None                                    | 1   |
| LD   | Rd, X  | Load Indirect  | $Rd \leftarrow (X)$   | None                                    | 2   |
| LD   | Rd, X+   | Load Indirect and Post-Inc.  | $Rd \leftarrow (X), X \leftarrow X + 1$   | None                                    | 2   |
| LD   | Rd, - X  | Load Indirect and Pre-Dec.   | $X \leftarrow X - 1, Rd \leftarrow (X)$   | None                                    | 2   |
| LD   | Rd, Y  | Load Indirect  | $Rd \leftarrow (Y)$   | None                                    | 2   |
|  | D-L V  | Local Indiana Anna Dark Inc  | D-L OO V V 4  | Mana                                    |   |
| LD   | Rd, Y+   | Load Indirect and Post-Inc.  | $Rd \leftarrow (Y), Y \leftarrow Y + 1$   | None                                    | 2   |
| LD   | Rd, - Y  | Load Indirect and Pre-Dec.   | $Y \leftarrow Y - 1$ , $Rd \leftarrow (Y)$  | None                                    | 2   |
| LD<br>LDD  | Rd, - Y<br>Rd,Y+q  | Load Indirect and Pre-Dec. Load Indirect with Displacement   | $Y \leftarrow Y - 1$ , $Rd \leftarrow (Y)$<br>$Rd \leftarrow (Y + q)$   | None<br>None                            | 2 2   |
| LD<br>LDD<br>LD  | Rd, - Y<br>Rd,Y+q<br>Rd, Z   | Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect   | $\begin{aligned} Y \leftarrow Y - 1,  Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \end{aligned}$  | None<br>None<br>None                    | 2<br>2<br>2   |
| LD LDD LD LD   | Rd, - Y<br>Rd,Y+q<br>Rd, Z<br>Rd, Z+   | Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc.   | $\begin{aligned} Y \leftarrow Y - 1, & \text{Rd} \leftarrow (Y) \\ & \text{Rd} \leftarrow (Y + q) \\ & \text{Rd} \leftarrow (Z) \\ & \text{Rd} \leftarrow (Z), & Z \leftarrow Z + 1 \end{aligned}$  | None<br>None<br>None                    | 2<br>2<br>2<br>2  |
| LD<br>LDD<br>LD<br>LD  | Rd, - Y<br>Rd,Y+q<br>Rd, Z<br>Rd, Z+<br>Rd, -Z   | Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec.  | $\begin{aligned} Y \leftarrow Y - 1, & Rd \leftarrow (Y) \\ & Rd \leftarrow (Y + q) \\ & Rd \leftarrow (Z) \\ & Rd \leftarrow (Z), & Z \leftarrow Z + 1 \\ & Z \leftarrow Z - 1, & Rd \leftarrow (Z) \end{aligned}$   | None None None None None                | 2<br>2<br>2<br>2<br>2   |
| LD LD LD LD LD LD LD   | Rd, - Y<br>Rd, Y+q<br>Rd, Z<br>Rd, Z+<br>Rd, -Z<br>Rd, Z+q   | Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement  | $\begin{aligned} Y \leftarrow Y - 1, & \text{Rd} \leftarrow (Y) \\ & \text{Rd} \leftarrow (Y + q) \\ & \text{Rd} \leftarrow (Z) \\ & \text{Rd} \leftarrow (Z), & Z \leftarrow Z + 1 \\ & Z \leftarrow Z - 1, & \text{Rd} \leftarrow (Z) \\ & \text{Rd} \leftarrow (Z + q) \end{aligned}$  | None None None None None None None      | 2<br>2<br>2<br>2<br>2<br>2<br>2   |
| LD LDD LD LD LD LD LD LD LDS   | Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, -Z Rd, -Z Rd, X+q Rd, k  | Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM  | $\begin{aligned} Y \leftarrow Y - 1, & \text{Rd} \leftarrow (Y) \\ & \text{Rd} \leftarrow (Y + q) \\ & \text{Rd} \leftarrow (Z) \\ & \text{Rd} \leftarrow (Z), & Z \leftarrow Z + 1 \\ & Z \leftarrow Z - 1, & \text{Rd} \leftarrow (Z) \\ & \text{Rd} \leftarrow (Z + q) \\ & \text{Rd} \leftarrow (K) \end{aligned}$  | None None None None None None None None | 2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2   |
| LD LDD LD LD LD LD LDS ST  | Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, -Z Rd, Z+q Rd, k X, Rr   | Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect   | $\begin{aligned} Y \leftarrow Y - 1, & \text{Rd} \leftarrow (Y) \\ & \text{Rd} \leftarrow (Y + q) \\ & \text{Rd} \leftarrow (Z) \\ & \text{Rd} \leftarrow (Z), & Z \leftarrow Z + 1 \\ & Z \leftarrow Z - 1, & \text{Rd} \leftarrow (Z) \\ & \text{Rd} \leftarrow (Z + q) \\ & \text{Rd} \leftarrow (K) \\ & (X) \leftarrow \text{Rr} \end{aligned}$  | None None None None None None None None | 2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2   |
| LD LDD LD LD LD LD LD ST   | Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+ Rd, -Z Rd, X+q Rd, k X, Rr X+, Rr  | Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc.  | $\begin{array}{c} Y \leftarrow Y - 1,  Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z),  Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1,  Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (X + q) \\ Rd \leftarrow ($   | None None None None None None None None | 2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2 |
| LD LDD LD LD LD LD LDS ST ST   | Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr  | Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec.  | $\begin{array}{c} Y \leftarrow Y - 1,  Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z),  Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1,  Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (X + q) \\ Rd \leftarrow ($   | None None None None None None None None | 2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2 |
| LD LDD LD LD LD LD LDS ST ST ST                                      | Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y, Rr  | Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.  | $\begin{array}{c} Y \leftarrow Y - 1,  Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z),  Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1,  Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (X + q) \\ Rd \leftarrow ($   | None None None None None None None None | 2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2 |
| LD LDD LD LD LD LDB ST ST ST ST                                      | Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y+, Rr   | Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect Store Indirect Store Indirect Store Indirect Store Indirect  | $\begin{array}{c} Y \leftarrow Y - 1,  Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z),  Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1,  Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (Y) \leftarrow Y + 1 \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Y + 1 \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Y + 1 \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Y + 1 \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Y + 1 \\ (Y) \leftarrow $   | None None None None None None None None | 2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2 |
| LD LDD LD LD LD LDS ST ST ST ST ST                                   | Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr   | Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc.   | $\begin{array}{c} Y \leftarrow Y - 1,  Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z),  Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1,  Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr,  X \leftarrow X + 1 \\ X \leftarrow X - 1,  (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr,  Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1,  (Y) \leftarrow Rr \end{array}$  | None None None None None None None None | 2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2 |
| LD LDD LD LD LD LDS ST ST ST ST ST ST ST STD                         | Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q, Rr Y+q, Rr   | Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement  | $\begin{array}{c} Y \leftarrow Y - 1,  Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z),  Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1,  Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr,  X \leftarrow X + 1 \\ X \leftarrow X - 1,  (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ \end{array}$  | None None None None None None None None | 2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2 |
| LD LDD LD LD LD LD LD S ST S        | Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+ Rd, -Z Rd, k X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q,Rr Z, Rr                                      | Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect with Displacement   | $\begin{array}{c} Y \leftarrow Y - 1,  Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z),  Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1,  Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr,  X \leftarrow X + 1 \\ X \leftarrow X - 1,  (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \end{array}$  | None None None None None None None None | 2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2 |
| LD LDD LD LD LD LD LD LD S ST S     | Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q,Rr Z, Rr Z+, Rr Z+, Rr                              | Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Post-Inc.   | $\begin{array}{c} Y \leftarrow Y - 1,  Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z),  Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1,  Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Z) \leftarrow Rr$ | None None None None None None None None | 2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2 |
| LD LDD LD LD LD LD LD LDS ST     | Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q,Rr Z, Rr Z+, Rr -Z, Rr                                | Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.   | $\begin{array}{c} Y \leftarrow Y - 1,  Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z),  Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1,  Rd \leftarrow (Z) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y \leftarrow Rr) \leftarrow (Y+q) \leftarrow Rr \\ (Z+q) \leftarrow Rr \\ ($  | None None None None None None None None | 2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2 |
| LD  LDD  LD  LD  LD  LD  LD  LDS  ST  ST  ST  ST  ST  ST  ST  ST  ST | Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q,Rr Z, Rr Z+q,Rr Z+q,Rr                                | Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement  | $\begin{array}{c} Y \leftarrow Y - 1,  Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z),  Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1,  Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr,  X \leftarrow X + 1 \\ X \leftarrow X - 1,  (X) \leftarrow Rr \\ (Y) \leftarrow Rr,  Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1,  (Y) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (Z $  | None None None None None None None None | 2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2 |
| LD  LDD  LD  LD  LD  LD  LD  LDS  ST  ST  ST  ST  ST  ST  ST  ST  ST | Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q,Rr Z, Rr Z+, Rr -Z, Rr                                | Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Direct to SRAM  | $\begin{array}{c} Y \leftarrow Y - 1,  Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z),  Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1,  Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr,  X \leftarrow X + 1 \\ X \leftarrow X - 1,  (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (K) \leftarrow R$               | None None None None None None None None | 2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2 |
| LD  LDD  LD  LD  LD  LD  LD  LDS  ST  ST  ST  ST  ST  ST  ST  ST  ST | Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr -X, Rr Y, Rr -Y, Rr Y+q, Rr Z+q, Rr Z+q, Rr k, Rr                             | Load Indirect and Pre-Dec.  Load Indirect with Displacement  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect with Displacement  Load Direct from SRAM  Store Indirect  Store Indirect and Post-Inc.  Store Indirect and Pre-Dec.  Store Indirect Store Indirect and Pre-Dec.  Store Indirect and Pre-Dec.  Store Indirect and Post-Inc.  Store Indirect and Pre-Dec.  Store Indirect and Pre-Dec.  Store Indirect and Pre-Dec.  Store Indirect and Pre-Dec.  Store Indirect with Displacement  Store Indirect and Post-Inc.  Store Indirect and Pre-Dec.  Store Indirect and Pre-Dec.  Store Indirect and Pre-Dec.  Store Indirect and Pre-Dec.  Store Indirect ond Pre-Dec.  Store Indirect ond Pre-Dec.  Store Indirect with Displacement  Store Direct to SRAM  Load Program Memory   | $\begin{array}{c} Y \leftarrow Y - 1,  Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z),  Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1,  Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr,  X \leftarrow X + 1 \\ X \leftarrow X - 1,  (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Z) \leftarrow Rr,  Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1,  (Y) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (K) \leftarrow (K) \\ (K) \leftarrow$   | None None None None None None None None | 2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2 |
| LD  LDD  LD  LD  LD  LD  LD  LDS  ST  ST  ST  ST  ST  ST  ST  ST  ST | Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr -X, Rr Y, Rr Y+, Rr -Y, Rr Z+q, Rr Z+q, Rr Z+q, Rr Rd, Rr Rd, Rr Rd, Rr Rd, Z | Load Indirect and Pre-Dec.  Load Indirect with Displacement  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect with Displacement  Load Direct from SRAM  Store Indirect  Store Indirect and Post-Inc.  Store Indirect and Pre-Dec.  Store Indirect with Displacement  Store Indirect and Pre-Dec.  Store Indirect and Pre-Dec.  Store Indirect and Pre-Dec.  Store Indirect store Indirect with Displacement  Store Direct to SRAM  Load Program Memory  Load Program Memory  | $\begin{array}{c} Y \leftarrow Y - 1,  Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z),  Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1,  Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr,  X \leftarrow X + 1 \\ X \leftarrow X - 1,  (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (K) \leftarrow (K) \\$  | None None None None None None None None | 2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2 |
| LD  LDD  LD  LD  LD  LD  LDS  ST  ST  ST  ST  ST  ST  ST  ST  ST     | Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr -X, Rr Y, Rr -Y, Rr Y+q, Rr Z+q, Rr Z+q, Rr k, Rr                             | Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect Store Indirect and Pre-Dec. Store Indirect Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect with Displacement Store Indirect and Pre-Dec. Store Indirect Store Indirect Store Indirect Store Indirect Store Indirect And Pre-Dec. Store Indirect Store Indir | $\begin{array}{c} Y \leftarrow Y - 1,  Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z),  Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1,  Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr,  X \leftarrow X + 1 \\ X \leftarrow X - 1,  (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Z) $              | None None None None None None None None | 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2   |
| LD  LDD  LD  LD  LD  LD  LD  LDS  ST  ST  ST  ST  ST  ST  ST  ST  ST | Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr -X, Rr Y, Rr Y+, Rr -Y, Rr Z+q, Rr Z+q, Rr Z+q, Rr Rd, Rr Rd, Rr Rd, Rr Rd, Z | Load Indirect and Pre-Dec.  Load Indirect with Displacement  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect with Displacement  Load Direct from SRAM  Store Indirect  Store Indirect and Post-Inc.  Store Indirect and Pre-Dec.  Store Indirect with Displacement  Store Indirect and Pre-Dec.  Store Indirect and Pre-Dec.  Store Indirect and Pre-Dec.  Store Indirect store Indirect with Displacement  Store Direct to SRAM  Load Program Memory  Load Program Memory  | $\begin{array}{c} Y \leftarrow Y - 1,  Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z),  Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1,  Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr,  X \leftarrow X + 1 \\ X \leftarrow X - 1,  (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (K) \leftarrow (K) \\$  | None None None None None None None None | 2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2 |

| Mnemonics      | Operands   | Description             | Operation                                | Flags | #Clocks |
|----------------|------------|-------------------------|--|-------|---------|
| SPM            |            | Store Program Memory    | (Z) ← R1:R0                              | None  | -       |
| IN             | Rd, P      | In Port                 | Rd ← P                                   | None  | 1       |
| OUT            | P, Rr      | Out Port                | P ← Rr                                   | None  | 1       |
| PUSH           | Rr         | Push Register on Stack  | STACK ← Rr                               | None  | 2       |
| POP            | Rd         | Pop Register from Stack | Rd ← STACK                               | None  | 2       |
| MCU CONTROL IN | STRUCTIONS |                         |  |       |         |
| NOP            |            | No Operation            |  | None  | 1       |
| SLEEP          |            | Sleep                   | (see specific descr. for Sleep function) | None  | 1       |
| WDR            |            | Watchdog Reset          | (see specific descr. for WDR/timer)      | None  | 1       |
| BREAK          |            | Break                   | For On-chip Debug Only                   | None  | N/A     |





# **Ordering Information**

#### ATmega1284P 6.1


| Speed (MHz) <sup>(3)</sup> | Power Supply | Ordering Code  | Package <sup>(1)</sup> | Operational Range             |
|----------------------------|--------------|--|------------------------|-------------------------------|
| 20                         | 1.8 - 5.5V   | ATmega1284P- AU <sup>(2)</sup><br>ATmega1284P- PU <sup>(2)</sup><br>ATmega1284P- MU <sup>(2)</sup> | 44A<br>40P6<br>44M1    | Industrial<br>(-40°C to 85°C) |

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
  - 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
  - 3. For Speed vs.  $V_{CC}$  see "Speed Grades" on page 326.

|      | Package Type  |
|------|---|
| 44A  | 44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)                                     |
| 40P6 | 40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)   |
| 44M1 | 44-pad, 7 x 7 x 1.0 mm body, lead pitch 0.50 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) |

## 7. Packaging Information

### 7.1 44A



# **COMMON DIMENSIONS** (Unit of Measure = mm)

SYMBOL MIN NOM MAX NOTE 1.20 Α \_ \_ Α1 0.05 0.15 A2 0.95 1.00 1.05 D 11.75 12.00 12.25 D1 9.90 10.00 10.10 Note 2 Ε 12.00 12.25 11.75 E1 9.90 10.00 10.10 Note 2 В 0.30 \_ 0.45 С 0.20 0.09 L 0.45 0.75 0.80 TYP

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation ACB.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.10 mm maximum.

10/5/2001




2325 Orchard Parkway San Jose, CA 95131 **TITLE 44A**, 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)


DRAWING NO. REV.
44A B






## 7.2 40P6







Notes:

- 1. This package conforms to JEDEC reference MS-011, Variation AC.
- Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

## **COMMON DIMENSIONS**

(Unit of Measure = mm)


| SYMBOL | MIN    | NOM       | MAX    | NOTE   |
|--------|--------|-----------|--------|--------|
| Α      | _      |           | 4.826  |        |
| A1     | 0.381  | _         | 1      |        |
| D      | 52.070 | _         | 52.578 | Note 2 |
| E      | 15.240 | _         | 15.875 |        |
| E1     | 13.462 | _         | 13.970 | Note 2 |
| В      | 0.356  | _         | 0.559  |        |
| B1     | 1.041  | _         | 1.651  |        |
| L      | 3.048  |           | 3.556  |        |
| С      | 0.203  | _         | 0.381  |        |
| eB     | 15.494 | _         | 17.526 |        |
| е      |        | 2.540 TYF | )      |        |

09/28/01

| TITLE   |
|---|
| <b>40P6</b> , 40-lead (0.600"/15.24 mm Wide) Plastic Dual Inline Package (PDIP) |

| RAWING NO. | REV. |
|------------|------|
| 40P6       | В    |

### 7.3 44M1





- 8. Errata
- 8.1 ATmega1284P Rev. A

No known Errata.

# 9. Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

### 9.1 Rev. 8059B - 05/08

- 1. Updated figure "Speed Grades" on page 326.
- 2. Updated "Ordering Information" on page 343.

### 9.2 Rev. 8059A - 04/08

1. Initial revision.





### Headquarters

Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA

Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

### International

Atmel Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe

France

Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex

Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Product Contact**

Web Site

www.atmel.com

Technical Support

avr@atmel.com

Sales Contact

www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2008 Atmel Corporation. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, AVR<sup>®</sup> and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.