







SLOS378A - SEPTEMBER 2001 - REVISED JULY 2003

# FAMILY OF MICROPOWER RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS

## **FEATURES**

- BiMOS Rail-to-Rail Output
- Input Bias Current . . . 1 pA
- High Wide Bandwidth . . . 160 kHz
- High Slew Rate . . . 0.1 V/μs
- Supply Current . . . 7 μA (per channel)
- Input Noise Voltage . . . 89 nV/√Hz
- Supply Voltage Range . . . 2.7 V to 16 V
- Specified Temperature Range
  - -40°C to 125°C . . . Industrial Grade
  - 0°C to 70°C . . . Commercial Grade
- Ultra-Small Packaging
  - 5 Pin SOT-23 (TLV27L1)

## **APPLICATIONS**

- Portable Medical
- Power Monitoring
- Low Power Security Detection Systems
- Smoke Detectors

## **DESCRIPTION**

The TLV27Lx single supply operational amplifiers provide rail-to-rail output capability. The TLV27Lx takes the minimum operating supply voltage down to 2.7 V over the extended industrial temperature range, while adding the rail-to-rail output swing feature. The TLV27Lx also provides 160-kHz bandwidth from only 7  $\mu$ A. The maximum recommended supply voltage is 16 V, which allows the devices to be operated from (±8-V supplies down to ±1.35 V) two rechargeable cells.

The rail-to-rail outputs make the TLV27Lx good upgrades for the TLC27Lx family—offering more bandwidth at a lower quiescent current. The TLV27Lx offset voltage is equal to that of the TLC27LxA variant. Their cost effectiveness makes them a good alternative to the TLC/V225x, where offset and noise are not of premium importance.

The TLV27L1/2 are available in the commercial temperature range to enable easy migration from the equivalent TLC27Lx. The TLV27L1 is not available with the power saving/performance boosting programmable pin 8.

The TLV27L1 is available in the small SOT-23 package—something the TLC27(L)1 was not—enabling performance boosting in a smaller package. The TLV27L2 is available in the 3mm x 5mm MSOP, providing PCB area savings over the 8-pin SOIC and 8-pin TSSOP.

#### **SELECTION GUIDE**

DEVICE	ν <sub>S</sub> [۷]	l <sub>Q</sub> /ch [μΑ]	V <sub>ICR</sub> [V]	V <sub>IO</sub> [mV]	I <sub>IB</sub> [pA]	GBW [MHz]	SLEW RATE [V/μs]	V <sub>n</sub> , 1 kHz [nV/√Hz]
TLV27Lx	2.7 to 16	11	−0.2 to V <sub>S</sub> +1.2	5	60	0.18	0.06	89
TLV238x	2.7 to 16	10	-0.2 to V <sub>S</sub> -0.2	4.5	60	0.18	0.06	90
TLC27Lx	4 to 16	17	-0.2 to V <sub>S</sub> −1.5	10/5/2	60	0.085	0.03	68
OPAx349	1.8 to 5.5	2	-0.2 to V <sub>S</sub> +0.2	10	10	0.070	0.02	300
OPAx347	2.3 to 5.5	34	−0.2 to V <sub>S</sub> +0.2	6	10	0.35	0.01	60
TLC225x	2.7 to 16	62.5	0 to V <sub>S</sub> -1.5	1.5/0.85	60	0.200	0.02	19

NOTE: All dc specs are maximums while ac specs are typicals.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE CODE	SYMBOL	SPECIFIED TEMPERATURE RANGE	ORDER NUMBER	TRANSPORT MEDIA	
TI VOZI 4 OD	0010.0		27V1C		TLV27L1CD	Tube	
TLV27L1CD	SOIC-8	D	27010	000 to 7000	TLV27L1CDR	Tape and Reel	
TI ) (071 4 0 D D) /	007.00	DDV.	VIDIO	0°C to 70°C	TLV27L1CDBVR	Transport Devel	
TLV27L1CDBV	SOT-23	DBV	VBIC		TLV27L1CDBVT	Tape and Reel	
TI 1/071 41D	0010.0		07) (4)		TLV27L1ID	Tube	
TLV27L1ID	SOIC-8	D	27V1I	4000 / 40500	TLV27L1IDR	Tape and Reel	
TI VOTI 4100V	207.00	551	1/5//	–40°C to 125°C	TLV27L1IDBVR	T 10 1	
TLV27L1IDBV	SOT-23	DBV	VBII		TLV27L1IDBVT	Tape and Reel	
TI VOTI OOD	0010.0		071/00	2004 7000	TLV27L2CD	Tube	
TLV27L2CD	SOIC-8	D	27V2C	0°C to 70°C	TLV27L2CDR	Tape and Reel	
TI VOTI 01D	0010.0		071/01	4000 / 40500	TLV27L2ID	Tube	
TLV27L2ID	SOIC-8	D	27V2I	–40°C to 125°C	TLV27L2IDR	Tape and Reel	

## absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V <sub>S</sub>	16.5 V
Input voltage, V <sub>I</sub> (see Note 1)	V <sub>S</sub>
Output current, I <sub>O</sub>	100 mÅ
Differential input voltage, V <sub>ID</sub>	V <sub>S</sub>
Continuous total power dissipation	See Dissipation Rating Table
Maximum junction temperature, T <sub>J</sub>	150°C
Operating free-air temperature range, TA: C suffix	0°C to 70°C
I suffix	–40°C to 125°C
Storage temperature range, T <sub>stq</sub>	–65°C to 125°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds .	300°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## NOTE 1: Relative to GND pin.

## **DISSIPATION RATING TABLE**

PACKAGE	( <sub>o</sub> C/M) <sub>θ</sub> ]C	<sup>θ</sup> JA (°C/W)	T <sub>A</sub> ≤ 25°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
D (8)	38.3	176	710 mW	370 mW
DBV (5)	55	324.1	385 mW	201 mW
DBV (6)	55	294.3	425 mW	221 mW

## recommended operating conditions

		MIN	MAX	UNIT
Complex of the man (A)	Dual supply	±1.35	±8	.,
Supply voltage, (V <sub>S</sub> )	Single supply	2.7	16	V
Input common-mode voltage range		-0.2	V <sub>S</sub> -1.2	V
Operating free circumparature T	C-suffix	0	70	°C
Operating free-air temperature, T <sub>A</sub>	I-suffix	-40	125	C



# electrical characteristics at recommended operating conditions, $V_S = 2.7 \text{ V}$ , 5 V, and 10 V (unless otherwise noted)

## dc performance

	PARAMETER	TEST CONDIT	TIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
V	land effect values			25°C		0.5	5	\/
VIO	Input offset voltage	$V_{IC} = V_S/2,$ $V_O$ $R_I = 100 \text{ k}\Omega,$ $R_S = 100 \text{ k}\Omega$	= $V_S/2$ , = $50 \Omega$	Full range			7	mV
αVIO	Offset voltage drift	11 - 100 132, 115	- 00 12	25°C		1.1		μV/°C
OMBB	Occurred to activation and	$V_{IC} = 0 \text{ V to } V_{S}-1.2 \text{ V},$ $R_{S} = 50 \Omega$		25°C	71	86		-ID
CMRR	Common-mode rejection ratio	$R_S = 50 \Omega$		Full range	70			dB
			$V_S = 2.7 V$ ,	25°C	80	100		
	Large-signal differential voltage	VO(PP)=VS/2,	5 V	Full range	77			40
AVD	amplification	$VO(PP)=VS/2,$ $R_L = 100 \text{ k}\Omega$	V- 15.V	25°C	77	82		dB
			$V_S = \pm 5 V$	Full range	74			

<sup>†</sup> Full range is –40°C to 125°C for I suffix.

## input characteristics

	PARAMETER	TEST	CONDITIONS	TA	MIN	TYP	MAX	UNIT
				≤25°C		1	60	
liO	Input offset current			≤70°C			100	pА
		$V_{IC} = V_{S}/2,$	$V_0 = V_S/2$ ,	≤125°C			1000	
		$R_L = 100 \text{ k}\Omega$ ,	$R_S = 50 \Omega$	≤25°C		1	60	
l <sub>IB</sub>	Input bias current			≤70°C			200	рΑ
				≤125°C			1000	
r <sub>i(d)</sub>	Differential input resistance			25°C		1000		GΩ
C <sub>IC</sub>	Common-mode input capacitance	f = 1 kHz		25°C		8		pF

## power supply

	PARAMETER	TEST CONDITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
	Ocionada amenda (a an abana a D	V- V /0	25°C		7	11	•
IQ	Quiescent current (per channel)	$V_O = V_S/2$	Full range			16	μΑ
DCDD	Davier comply rejection ratio (AV /AV )	V <sub>S</sub> = 2.7 V to 16 V, No load,	25°C	74	82		J.
PSRR	Power supply rejection ratio (ΔV <sub>S</sub> /ΔV <sub>IO</sub> )	V <sub>IC</sub> = V <sub>S</sub> /2 V	Full range	70			dB

<sup>†</sup> Full range is –40°C to 125°C for I suffix.



# electrical characteristics at recommended operating conditions, V $_{\mbox{S}}$ = 2.7 V, 5 V, and $\pm 5$ V (unless otherwise noted) (continued)

## output characteristics

	PARAMETER	TEST CONDI	TIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
			V 0.7.V	25°C	200	160		
		V <sub>10</sub> = V <sub>0</sub> /2	$V_S = 2.7 \text{ V}$	Full range	220			
			., -,,	25°C	120	85		
		I <sub>OL</sub> = 100 μA	V <sub>S</sub> = 5 V	Full range	200			
	Output valta as assis a frage vail		\/- \/F\/	25°C	120	50		\/
VO	Output voltage swing from rail		$V_S = \pm 5 V$	Full range	150			V
				25°C	800	420		
		$V_{IC} = V_S/2$ ,	$V_S = 5 V$	Full range	900			
		$V_{IC} = V_{S}/2,$ $I_{OL} = 500 \mu A$	V- 15.V	25°C	400	200		
			$V_S = \pm 5 V$	Full range	500			
IO	Output current	$V_O = 0.5 \text{ V from rail}$	V <sub>S</sub> = 2.7 V	25°C		400		μΑ

<sup>†</sup> Full range is –40°C to 125°C for I suffix.

## dynamic performance

	PARAMETER	TEST CONDITIONS	TA	MIN TYP MAX	UNIT
GBP	Gain bandwidth product	$R_L = 100 \text{ k}\Omega$ , $C_L = 10 \text{ pF}$ , $f = 1 \text{ kHz}$	25°C	160	kHz
			25°C	0.06	
SR	Slew rate at unity gain	$V_{O(pp)} = 1 \text{ V},  R_L = 100 \text{ k}\Omega,$ $C_L = 50 \text{ pF}$	–40°C	0.05	V/µs
		ОС = 30 рг	125°C	0.8	
φМ	Phase margin	$R_L = 100 \text{ k}\Omega$ , $C_L = 50 \text{ pF}$	25°C	62	٥
	0.400	$V(STEP)_{DD} = 1 V$ , $A_{V} = -1$ , Rise	0500	62	
t <sub>S</sub>	Settling time (0.1%)	$V(STEP)pp = 1 V$ , $AV = -1$ , Rise $C_L = 50 pF$ , $R_L = 100 k\Omega$ Fall	25°C	44	μs


## noise/distortion performance


	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
Vn	Equivalent input noise voltage	f = 1 kHz	25°C		89		nV/√Hz
In	Equivalent input noise current	f = 1 kHz	25°C		0.6		fA/√Hz




## **Table of Graphs**

			FIGURE
VIO	Input offset voltage	vs Common-mode input voltage	1, 2, 3
I <sub>IB</sub> /I <sub>IO</sub>	Input bias and offset current	vs Free-air temperature	4
Vон	High-level output voltage	vs High-level output current	5, 7, 9
VOL	Low-level output voltage	vs Low-level output current	6, 8, 10
	0:	vs Supply voltage	11
lQ	Quiescent current	vs Free-air temperature	12
	Supply voltage and supply current ramp up		13
A <sub>VD</sub>	Differential voltage gain and phase shift	vs Frequency	14
GBP	Gain-bandwidth product	vs Free-air temperature	15
фm	Phase margin	vs Load capacitance	16
CMRR	Common-mode rejection ratio	vs Frequency	17
PSRR	Power supply rejection ratio	vs Frequency	18
	Input referred noise voltage	vs Frequency	19
SR	Slew rate	vs Free-air temperature	20
VO(PP)	Peak-to-peak output voltage	vs Frequency	21
	Inverting small-signal response		22
	Inverting large-signal response		23
	Crosstalk	vs Frequency	24













Figure 11

Figure 12

Figure 10



**AND PHASE SHIFT FREQUENCY** 120 V<sub>S</sub> = 5 V  $R_L = 100 \text{ k}\Omega$   $C_L = 10 \text{ pF}$ A <sub>VD</sub> – Differential Voltage Gain – dB 100 0° T<sub>A</sub> = 25°C 80 30° Shift 60 60° 40 90° 20 120° 0 150° -20 180° 0.1 1 10 100 1 k 10 k 100 k 1 M f - Frequency - Hz


Figure 14

**DIFFERENTIAL VOLTAGE GAIN** 


**GAIN-BANDWIDTH PRODUCT** vs FREE-AIR TEMPERATURE 170 GBP - Gain-Bandwidth Product - kHz 160  $V_S = 2.7 V$ 150 V<sub>S</sub> = 5 V 140 130 120 110 100 -40 -25 -10 5 20 35 50 65 80 95 110 125  $T_A$  – Free-Air Temperature –  $^{\circ}C$ Figure 15


**POWER SUPPLY REJECTION RATIO** 

**PHASE MARGIN** VS LOAD CAPACITANCE 80 V<sub>S</sub> = 5 V 70  $R_L = 100 \text{ k}\Omega$  $T_A = 25^{\circ}C$ 60 Phase Margin – Degrees 50 40 30 20 10 0 100 1000 10 C<sub>L</sub> - Load Capacitance - pF Figure 16




vs **FREQUENCY** V<sub>S</sub> =±2.5 V 100 90 PSRR - Power Supply Rejection Ratio -T<sub>A</sub> = 25°C 80 70 60 50 40 30 20 0 10 k 100 k 10 f – Frequency – Hz Figure 18





## PEAK-TO-PEAK OUTPUT VOLTAGE



# INVERTING SMALL-SIGNAL RESPONSE




Figure 22

# INVERTING LARGE-SIGNAL RESPONSE




Figure 23

## CROSSTALK




Figure 24



## **APPLICATION INFORMATION**

## offset voltage

The output offset voltage ( $V_{OO}$ ) is the sum of the input offset voltage ( $V_{IO}$ ) and both input bias currents ( $I_{IB}$ ) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 25. Output Offset Voltage Model

## general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 26).




Figure 26. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.




Figure 27. 2-Pole Low-Pass Sallen-Key Filter





## **APPLICATION INFORMATION**

## circuit layout considerations

To achieve the levels of high performance of the TLV27Lx, follow proper printed-circuit board design techniques. A general set of guidelines is given in the following.

- Ground planes—It is highly recommended that a ground plane be used on the board to provide all
  components with a low inductive ground connection. However, in the areas of the amplifier inputs and
  output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling—Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets—Sockets can be used but are not recommended. The additional lead inductance in the socket pins
  will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board
  is the best implementation.
- Short trace runs/compact part placements—Optimum high performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components—Using surface-mount passive components is recommended for high
  performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of
  surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
  size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray
  inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
  kept as short as possible.



## **APPLICATION INFORMATION**

## general power dissipation considerations

For a given  $\theta_{JA}$ , the maximum power dissipation is shown in Figure 28 and is calculated by the following formula:

$$P_{D} = \left(\frac{T_{MAX}^{-T}A}{\theta_{JA}}\right)$$

Where:

P<sub>D</sub> = Maximum power dissipation of TLV27Lx IC (watts)

T<sub>MAX</sub> = Absolute maximum junction temperature (150°C)

 $T_A$  = Free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$ 


 $\theta_{JC}$  = Thermal coefficient from junction to case

 $\theta_{CA}$  = Thermal coefficient from case to ambient air (°C/W)

## **MAXIMUM POWER DISSIPATION** FREE-AIR TEMPERATURE 2 TJ = 150°C PDIP Package Low-K Test PCB 1.75 θ<sub>JA</sub> = 104°C/W Maximum Power Dissipation - W 1.5 MSOP Package Low-K Test PCB SOIC Package θ<sub>JA</sub> = 260°C/W 1.25 Low-K Test PCB მ**J**Ā = 176°C/W 0.75 0.5 0.25 SOT-23 Package Low-K Test PCB θ<sub>JA</sub> = 324°C/W -55-40-25-10 5 20 35 50 65 80 95 110 125 T<sub>A</sub> - Free-Air Temperature - °C

NOTE A: Results are with no air flow and using JEDEC Standard Low-K test PCB.

Figure 28. Maximum Power Dissipation vs Free-Air Temperature







## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TLV27L1CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV27L1CDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV27L1CDBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV27L1CDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV27L1CDBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV27L1CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV27L1ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV27L1IDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV27L1IDBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV27L1IDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV27L1IDBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV27L1IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV27L1IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV27L1IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV27L2CDGK	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV27L2CDGKG4	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV27L2CDGKR	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV27L2CDGKRG4	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV27L2CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV27L2CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV27L2ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV27L2IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV27L2IDGK	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV27L2IDGKG4	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV27L2IDGKR	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM



## PACKAGE OPTION ADDENDUM

23-Jul-2007

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins I	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TLV27L2IDGKRG4	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV27L2IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV27L2IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 17-Apr-2009


## TAPE AND REEL INFORMATION





ΔN	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
	Overall width of the carrier tape
D1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV27L1CDBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV27L1CDBVT	SOT-23	DBV	5	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV27L1IDBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV27L1IDBVT	SOT-23	DBV	5	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV27L1IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV27L2CDGKR	MSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV27L2CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV27L2IDGKR	MSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV27L2IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 17-Apr-2009



\*All dimensions are nominal

7 til dillionolollo alo nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV27L1CDBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TLV27L1CDBVT	SOT-23	DBV	5	250	182.0	182.0	20.0
TLV27L1IDBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TLV27L1IDBVT	SOT-23	DBV	5	250	182.0	182.0	20.0
TLV27L1IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV27L2CDGKR	MSOP	DGK	8	2500	358.0	335.0	35.0
TLV27L2CDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV27L2IDGKR	MSOP	DGK	8	2500	358.0	335.0	35.0
TLV27L2IDR	SOIC	D	8	2500	340.5	338.1	20.6

# DBV (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-178 Variation AA.



# DGK (S-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



## D (R-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	<u>dsp.ti.com</u>	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	<u>power.ti.com</u>	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps