N-channel Enhanced mode TO-92 MOSFET

Features

- High ruggedness
- Low $R_{DS(ON)}$ (Typ 12.6Ω)@V_{GS}=10V
- Low Gate Charge (Typ 7.8nC)
- Improved dv/dt Capability
- 100% Avalanche Tested
- Application:Charge,LED,PC Power



1. Gate 2. Drain 3. Source

BV_{DSS} : 700V
I_D : 0.8A
$R_{DS(ON)}$: 12.6Ω



General Description

This power MOSFET is produced with advanced technology of SAMWIN.
This technology enable the power MOSFET to have better characteristics, including fast switching time, low on resistance, low gate charge and especially excellent avalanche characteristics.

LEAD-FREE RoHS

Order Codes

Item	Sales Type	Marking	Package	Packaging
1	SW C 1N70C	SW1N70C	TO-92	TAPE

Absolute maximum ratings

Symbol	Parameter		Value	Unit
V_{DSS}	Drain to source voltage		700	V
I_D	Continuous drain current (@T_C=25°C)		0.8*	A
	Continuous drain current (@T_C=100°C)		0.4*	A
I_{DM}	Drain current pulsed	(note 1)	2.4	A
V_{GS}	Gate to source voltage		±30	V
E_{AS}	Single pulsed avalanche energy	(note 2)	32.5	mJ
E_{AR}	Repetitive avalanche energy	(note 1)	4.2	mJ
dv/dt	Peak diode recovery dv/dt	(note 3)	4.5	V/ns
P_D	Total power dissipation (@T_C=25°C)		3.64	W
	Derating factor above 25°C		0.03	W/°C
T_{STG}, T_J	Operating junction temperature & storage temperature		-55 ~ + 150	°C
T_L	Maximum lead temperature for soldering purpose, 1/8 from case for 5 seconds.		300	°C

*. Drain current is limited by junction temperature.

Thermal characteristics

Symbol	Parameter	Value	Unit
R_{thjc}	Thermal resistance, Junction to case		°C/W
R_{thja}	Thermal resistance, Junction to ambient	120	°C/W

Electrical characteristic (T_C = 25ºC unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
Off characteristics						
BV_{DSS}	Drain to source breakdown voltage	V_{GS}=0V, I_D=250uA	700			V
ΔBV_{DSS} / ΔT_J	Breakdown voltage temperature coefficient	I_D=250uA, referenced to 25ºC		0.79		V/ºC
I_{DSS}	Drain to source leakage current	V_{DS}=700V, V_{GS}=0V			1	uA
		V_{DS}=560V, T_C=125ºC			10	uA
I_{GSS}	Gate to source leakage current, forward	V_{GS}=30V, V_{DS}=0V			100	nA
	Gate to source leakage current, reverse	V_{GS}=-30V, V_{DS}=0V			-100	nA
On characteristics						
$V_{GS(TH)}$	Gate threshold voltage	V_{DS}=V_{GS}, I_D=50uA	2.3		4.5	V
$R_{DS(ON)}$	Drain to source on state resistance	V_{GS}=10V, I_D = 0.4A		12.6	16	Ω
G_{fs}	Forward transconductance	V_{DS} = 40 V,I_D = 0.8A		0.6		S
Dynamic characteristics						
C_{iss}	Input capacitance	V_{GS}=0V, V_{DS}=25V, f=1MHz		70		pF
C_{oss}	Output capacitance			20		
C_{rss}	Reverse transfer capacitance			4		
$t_{d(on)}$	Turn on delay time	V_{DS}=350V, I_D=0.8A, V_{GS}=10V, R_G=25Ω (note 4,5)		6.5		ns
t_r	Rising time			20		
$t_{d(off)}$	Turn off delay time			22		
t_f	Fall time			27		
Q_g	Total gate charge	V_{DS}=560V, V_{GS}=10V, I_D=0.8A (note 4,5)		7.8		nC
Q_{gs}	Gate-source charge			1.8		
Q_{gd}	Gate-drain charge			3.5		

Source to drain diode ratings characteristics

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_S	Continuous source current	Integral reverse p-n Junction diode in the MOSFET			0.8	A
I_{SM}	Pulsed source current				2.4	A
V_{SD}	Diode forward voltage drop.	I_S=0.8A, V_{GS}=0V			1.4	V
t_{rr}	Reverse recovery time	I_S=0.8A, V_{GS}=0V, dI_F/dt=100A/us		266		ns
Q_{rr}	Reverse recovery charge			725		nC

※. Notes

1. Repeatitive rating : pulse width limited by junction temperature.
2. L = 100mH, I_{AS} = 0.8A, V_{DD} = 50V, R_G=25Ω, Starting T_J = 25ºC
3. I_{SD} ≤ 0.8A, di/dt = 100A/us, V_{DD} ≤ BV_{DSS}, Staring T_J =25ºC
4. Pulse Test : Pulse Width ≤ 300us, duty cycle ≤ 2%
5. Essentially independent of operating temperature.

Fig. 1. On-state characteristics



Fig. 2. On-resistance variation vs. drain current and gate voltage



Fig. 3. Gate charge characteristics



Fig. 4. On state current vs. diode forward voltage



Fig 5. Breakdown Voltage Variation vs. Junction Temperature



Fig. 6. On resistance variation vs. junction temperature



Fig. 7. Maximum safe operating area



Fig. 8. Transient thermal response curve



Fig. 9. Gate charge test circuit & waveform





Fig. 10. Switching time test circuit & waveform



Fig. 11. Unclamped Inductive switching test circuit & waveform



Fig. 12. Peak diode recovery dv/dt test circuit & waveform



*. dv/dt controlled by RG
*. Is controlled by pulse period

DISCLAIMER

* All the data & curve in this document was tested in XI'AN SEMIPOWER TESTING & APPLICATION CENTER.
* This product has passed the PCT,TC,HTRB,HTGB,HAST,PC and Solderdunk reliability testing.
* Qualification standards can also be found on the Web site (**http://www.semipower.com.cn**)
* Suggestions for improvement are appreciated, Please send your suggestions to **samwin@samwinsemi.com**