

April 2000

# FQP6N70

## 700V N-Channel MOSFET


### **General Description**


These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supply.

#### **Features**

- 6.2A, 700V, R<sub>DS(on)</sub> = 1.5  $\Omega$  @ V<sub>GS</sub> = 10 V Low gate charge ( typical 30 nC)
- Low Crss (typical 15 pF)
- · Fast switching
- · 100% avalanche tested
- · Improved dv/dt capability





# Absolute Maximum Ratings T<sub>C</sub> = 25°C unless otherwise noted

Symbol	Parameter		FQP6N70	Units
V <sub>DSS</sub>	Drain-Source Voltage		700	V
I <sub>D</sub>	Drain Current - Continuous (T <sub>C</sub> = 25°C)		6.2	A
	- Continuous (T <sub>C</sub> = 100	D°C)	3.9	А
I <sub>DM</sub>	Drain Current - Pulsed	(Note 1)	24.8	А
V <sub>GSS</sub>	Gate-Source Voltage		± 30	V
E <sub>AS</sub>	Single Pulsed Avalanche Energy	(Note 2)	600	mJ
I <sub>AR</sub>	Avalanche Current	(Note 1)	6.2	А
E <sub>AR</sub>	Repetitive Avalanche Energy	(Note 1)	14.2	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	4.5	V/ns
$P_{D}$	Power Dissipation (T <sub>C</sub> = 25°C)		142	W
	- Derate above 25°C		1.14	W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to +150	°C
T <sub>L</sub>	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C

# **Thermal Characteristics**

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		0.88	°C/W
$R_{\theta CS}$	Thermal Resistance, Case-to-Sink	0.5		°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		62.5	°C/W

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	aracteristics					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V, } I_D = 250 \mu\text{A}$	700			V
ΔBV <sub>DSS</sub> / ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°	°C	0.78		V/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 700 V, V <sub>GS</sub> = 0 V			10	μΑ
		V <sub>DS</sub> = 560 V, T <sub>C</sub> = 125°C			100	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	V <sub>GS</sub> = 30 V, V <sub>DS</sub> = 0 V			100	nA
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	V <sub>GS</sub> = -30 V, V <sub>DS</sub> = 0 V			-100	nA
On Cha	aracteristics					
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	3.0		5.0	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 3.1 A		1.16	1.5	Ω
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 50 V, I <sub>D</sub> = 3.1 A (Note	4)	6.4		S
C <sub>oss</sub> C <sub>rss</sub>	Output Capacitance Reverse Transfer Capacitance	f = 1.0 MHz		125 15	150 120	pF pF
Orss	Reverse transfer Capacitance			15	120	рг
Switch	ing Characteristics					,
$t_{d(on)}$	Turn-On Delay Time	V <sub>DD</sub> = 350 V, I <sub>D</sub> = 6.2 A,		25	60	ns
-()	Turn-On Rise Time			70	150	
	rum-On Rise Time	$R_G = 25 \Omega$		70	150	ns
t <sub>r</sub> t <sub>d(off)</sub>	Turn-Off Delay Time			55	120	ns ns
t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub>		$R_G$ = 25 Ω (Note 4				
t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g</sub>	Turn-Off Delay Time		5)	55	120	ns
t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g</sub>	Turn-Off Delay Time Turn-Off Fall Time	(Note 4	, 5)	55 50	120 110	ns ns
t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g</sub> Q <sub>gs</sub>	Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge	(Note 4) V <sub>DS</sub> = 560 V, I <sub>D</sub> = 6.2 A,	, 5)  	55 50 30	120 110	ns ns nC
t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge	(Note 4) $V_{DS} = 560 \text{ V}, I_{D} = 6.2 \text{ A}, V_{GS} = 10 \text{ V}$ (Note 4)	, 5)	55 50 30 6.5	120 110 40 	ns ns nC
t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge	(Note 4) $V_{DS} = 560 \text{ V}, I_D = 6.2 \text{ A},$ $V_{GS} = 10 \text{ V}$ (Note 4)	, 5)	55 50 30 6.5	120 110 40 	ns ns nC
$t_r$ $t_{d(off)}$ $t_f$ $Q_g$ $Q_{gs}$ $Q_{gd}$ Drain-S	Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge	(Note 4) $V_{DS} = 560 \text{ V, } I_{D} = 6.2 \text{ A,}$ $V_{GS} = 10 \text{ V}$ (Note 4)  And Maximum Ratings and Forward Current		55 50 30 6.5 13	120 110 40 	ns ns nC nC
t <sub>r</sub> t <sub>d(off)</sub> t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub> <b>Drain-S</b> I <sub>S</sub> I <sub>SM</sub>	Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge  Source Diode Characteristics and Maximum Continuous Drain-Source Diode Fall Time	(Note 4) $V_{DS} = 560 \text{ V, } I_{D} = 6.2 \text{ A,}$ $V_{GS} = 10 \text{ V}$ (Note 4)  And Maximum Ratings ode Forward Current  Forward Current	, 5)	55 50 30 6.5 13	120 110 40  	ns ns nC nC
t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge  Source Diode Characteristics and Maximum Continuous Drain-Source Diode	(Note 4) $V_{DS} = 560 \text{ V, } I_{D} = 6.2 \text{ A,}$ $V_{GS} = 10 \text{ V}$ (Note 4)  And Maximum Ratings and Forward Current	., 5)	55 50 30 6.5 13	120 110 40   6.2 24.8	ns ns nC nC

- **Notes:**1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 29mH, I<sub>AS</sub> = 6.2A, V<sub>DD</sub> = 50V, R<sub>G</sub> = 25 Ω, Starting T<sub>J</sub> = 25°C 3. I<sub>SD</sub>  $\leq$  6.2A, di/dt  $\leq$  200A/μs, V<sub>DD</sub>  $\leq$  BV<sub>DSS</sub>, Starting T<sub>J</sub> = 25°C 4. Pulse Test : Pulse width  $\leq$  300μs, Duty cycle  $\leq$  2% 5. Essentially independent of operating temperature

# **Typical Characteristics**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

©2000 Fairchild Semiconductor International

# Typical Characteristics (Continued)




Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-Resistance Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve

©2000 Fairchild Semiconductor International Rev. A, April 2000


## **Gate Charge Test Circuit & Waveform**




## **Resistive Switching Test Circuit & Waveforms**




# **Unclamped Inductive Switching Test Circuit & Waveforms**




### Peak Diode Recovery dv/dt Test Circuit & Waveforms





©2000 Fairchild Semiconductor International Rev. A, April 2000



#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

FACT™ QFET™ FACT Quiet Series™ QS™

FAST<sup>®</sup> Quiet Series™ FASTr™ SuperSOT™-3 GTO™ SuperSOT™-6

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to

result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

©2000 Fairchild Semiconductor International Rev. A, January 2000