

P-Channel Logic Level Enhancement P06P03LVG Mode Field Effect Transistor SOP-8

Lead-Free

PRODUCT SUMMARY

$V_{(BR)DSS}$	R _{DS(ON)}	I _D
-30	45m Ω	-6A





:GATE 5,6,7,8 :DRAIN 1,2,3 :SOURCE

ABSOLUTE MAXIMUM RATINGS (T_c = 25 °C Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNITS	
Drain-Source Voltage		V _{DS}	-30	V	
Gate-Source Voltage		V _G s	±20	V	
Continuous Drain Current	T _C = 25 °C		-6		
Continuous Drain Current	T _C = 70 °C	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	-5	Α	
Pulsed Drain Current ¹	L DM	-30			
Dawar Dissination	T _C = 25 °C	Pn	2.5	W	
Power Dissipation	T _C = 70 °C	PD	1.3	VV	
Operating Junction & Storage Tem	perature Range	T _{j.} , T _{stg}	-55 to 150	°C	

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL TYPICAL	MAXIMUM	UNITS
Junction-to-Case	Reuc	25	°C / W
Junction-to-Ambient	ReJA	50	°C / W

¹Pulse width limited by maximum junction temperature.

ELECTRICAL CHARACTERISTICS (T_c = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL TEST CONDITIONS		LIMITS			UNIT	
PARAMETER	STAIDOL	TEST CONDITIONS	MIN	TYP	MAX	ONT	
STATIC							
Drain-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0V$, $I_D = -250 \mu A$	-30			V	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	-0.9	-1.5	-3	V	
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0V, V_{GS} = \pm 20V$			±100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = -24V, V_{GS} = 0V$			1		
		V_{DS} = -20V, V_{GS} = 0V, T_{J} = 125 °C			10	μА	
On-State Drain Current ¹	I _{D(ON)}	$V_{DS} = -5V, V_{GS} = -10V$	-30			Α	
Drain-Source On-State	D	$V_{GS} = -4.5V$, $I_{D} = -5A$		60	75	$m\Omega$	
Resistance ¹	$R_{DS(ON)}$	$V_{GS} = -10V, I_D = -6A$		37	45	11122	
Forward Transconductance ¹	g _{fs}	$V_{DS} = -10V, I_{D} = -6A$		16		S	

²Duty cycle ≤ 1%

P-Channel Logic Level Enhancement P06P03LVG Mode Field Effect Transistor SOP-8

Lead-Free

DYNAMIC								
Input Capacitance	C_{iss}			530				
Output Capacitance	C _{oss}	$V_{GS} = 0V, V_{DS} = -15V, f = 1MHz$		135		pF		
Reverse Transfer Capacitance	C_{rss}			70				
Total Gate Charge ²	Q_g	^		10	14			
Gate-Source Charge ²	Q_{gs}	$V_{DS} = 0.5V_{(BR)DSS}, V_{GS} = -10V,$		2/2	,	nC		
Gate-Drain Charge ²	Q_{gd}	I _D = -6A		2				
Turn-On Delay Time ²	t _{d(on)}			5.7				
Rise Time ²	t _r	V _{DS} = -15V, R _L = 1Ω		10		nS		
Turn-Off Delay Time ²	t _{d(off)}	$I_D \cong -1A, V_{GS} = -10V, R_{GS} = 6Q$	>	18		113		
Fall Time ²	t _f			5				
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T _c = 25 °C)								
Continuous Current	I _S				-2.1	^		
Pulsed Current ³	I _{SM}				-4	Α		
Forward Voltage ¹	V _{SD}	$I_F = -1A$, $V_{GS} = 0V$			-1.2	V		
Reverse Recovery Time	t _{rr}	I _E = -5A, dI _F /dt = 100A / μS		15.5		nS		
Reverse Recovery Charge	Q _{rr}			7.9		nC		

¹Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%

REMARK: THE PRODUCT MARKED WITH "P06P03LVG", DATE CODE or LOT #

Orders for parts with Lead-Free plating can be placed using the PXXXXXXXG parts name.




²Independent of operating temperature.

³Pulse width limited by maximum junction temperature.


P-Channel Logic Level Enhancement P06P03LVG Mode Field Effect Transistor

Lead-Free


Typical Characteristics









ON-RESISTANCE VARIATION WITH

















P-Channel Logic Level Enhancement P06P03LVG Mode Field Effect Transistor SOP-8


Lead-Free







GATE CHARGE CHARACTERISTICS.









P-Channel Logic Level Enhancement P06P03LVG Mode Field Effect Transistor SOP-8

SOP-8

Lead-Free

SOIC-8 (D) MECHANICAL DATA

Dimension	mm			Dimonoion	mm			
Dimension	Min.	Тур.	Max.	Dimension	Min. <	Тур.	Max.	
А	4.8	4.9	5.0	Н	0.5	0.715	0.83	
В	3.8	3.9	4.0	I	0.18	0.254	0.25	
С	5.8	6.0	6.2	J		0.22		
D	0.38	0.445	0.51	κ/<) O	4 °	8°	
Е		1.27						
F	1.35	1.55	1.75	M	>			
G	0.1	0.175	0.25	Z				

