


N-channel Enhanced mode SOT-23 MOSFET

Features

- High ruggedness
- Low $R_{DS(ON)}$ (Typ 0.19Ω) @ $V_{GS}=10V$ (Typ 0.2Ω) @ $V_{GS}=4.5V$
- Low Gate Charge (Typ 13nC)
- Improved dv/dt Capability
- 100% Avalanche Tested
- Application:DC-DC, Switch



1. Gate 2. Drain 3. Source

$BV_{DSS} : 100V$
 $I_D : 2A$
 $R_{DS(ON)} : 0.19\Omega @ V_{GS}=10V$

General Description

This power MOSFET is produced with advanced technology of SAMWIN. This technology enable the power MOSFET to have better characteristics, including fast switching time, low on resistance, low gate charge and especially excellent avalanche characteristics.



Order Codes

Item	Sales Type	Marking	Package	Packaging
1	SW E 2N10	SW 2N10	SOT-23	REEL

Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DSS}	Drain to source voltage	100	V
I_D	Continuous drain current (@ $T_C=25^{\circ}C$)	2*	A
	Continuous drain current (@ $T_C=100^{\circ}C$)	1.26*	A
I_{DM}	Drain current pulsed (note 1)	8	A
V_{GS}	Gate to source voltage	± 15	V
E_{AS}	Single pulsed avalanche energy (note 2)	64	mJ
E_{AR}	Repetitive avalanche energy (note 1)	5	mJ
dv/dt	Peak diode recovery dv/dt (note 3)	5	V/ns
T_{STG}, T_J	Operating junction temperature & storage temperature	-55 ~ + 150	$^{\circ}C$
T_L	Maximum lead temperature for soldering purpose, 1/8 from case for 5 seconds.	300	$^{\circ}C$

*. Drain current is limited by junction temperature.

Electrical characteristic ($T_C = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
Off characteristics						
BV _{DSS}	Drain to source breakdown voltage	V _{GS} =0V, I _D =250uA	100			V
ΔBV _{DSS} / ΔT _J	Breakdown voltage temperature coefficient	I _D =250uA, referenced to 25°C		0.1		V/°C
I _{DSS}	Drain to source leakage current	V _{DS} =100V, V _{GS} =0V			1	uA
		V _{DS} =80V, T _C =125°C			50	uA
I _{GSS}	Gate to source leakage current, forward	V _{GS} =15V, V _{DS} =0V			100	nA
	Gate to source leakage current, reverse	V _{GS} =-15V, V _{DS} =0V			100	nA
On characteristics						
V _{GS(TH)}	Gate threshold voltage	V _{DS} =V _{GS} , I _D =250uA	1		3	V
R _{DS(ON)}	Drain to source on state resistance	V _{GS} =10V, I _D =1A		0.19	0.24	Ω
		V _{GS} =4.5V, I _D =1A		0.2	0.24	Ω
Dynamic characteristics						
C _{iss}	Input capacitance	V _{GS} =0V, V _{DS} =25V, f=1MHz		550		pF
C _{oss}	Output capacitance			50		
C _{rss}	Reverse transfer capacitance			33		
t _{d(on)}	Turn on delay time	V _{DS} =50V, I _D =2A, V _{GS} =10V, R _G =25Ω (note 4,5)		3.5		ns
t _r	Rising time			22		
t _{d(off)}	Turn off delay time			40		
t _f	Fall time			25		
Q _g	Total gate charge	V _{DS} =80V, V _{GS} =10V, I _D =2A (note 4,5)		13		nC
Q _{gs}	Gate-source charge			1.7		
Q _{gd}	Gate-drain charge			3.2		

Source to drain diode ratings characteristics

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_S	Continuous source current	Integral reverse p-n Junction diode in the MOSFET			2	A
I_{SM}	Pulsed source current				8	A
V_{SD}	Diode forward voltage drop.	$I_S=2A, V_{GS}=0V$			1.4	V
t_{rr}	Reverse recovery time	$I_S=2A, V_{GS}=0V, di/dt=100A/\mu s$		28		ns
Q_{rr}	Reverse recovery charge			33		nC

※. Notes

1. Repeitative rating : pulse width limited by junction temperature.
2. $L = 32.1\text{mH}, I_{AS} = 2A, V_{DD} = 50V, R_G=25\Omega$, Starting $T_J = 25^\circ\text{C}$
3. $I_{SD} \leq 2A, di/dt = 100A/\mu s, V_{DD} \leq BV_{DSS}$, Starting $T_J = 25^\circ\text{C}$
4. Pulse Test : Pulse Width $\leq 300\mu s$, duty cycle $\leq 2\%$.
5. Essentially independent of operating temperature.

Fig. 1. On-state characteristics




Fig. 3. Gate charge characteristics




Fig 5. Breakdown Voltage Variation vs. Junction Temperature




Fig. 2. On-resistance variation vs. drain current and gate voltage




Fig. 4. On state current vs. diode forward voltage




Fig. 6. On resistance variation vs. junction temperature




Fig. 7. Capacitance Characteristics




Fig. 8. Gate charge test circuit & waveform





Fig. 9. Switching time test circuit & waveform





Fig. 10. Unclamped Inductive switching test circuit & waveform






Fig. 11. Peak diode recovery dv/dt test circuit & waveform



DISCLAIMER

- * All the data & curve in this document was tested in XI'AN SEMIPOWER TESTING & APPLICATION CENTER.
- * This product has passed the PCT,TC,HTRB,HTGB,HAST,PC and Solderdunk reliability testing.
- * Qualification standards can also be found on the Web site (<http://www.semipower.com.cn>) 
- * Suggestions for improvement are appreciated, Please send your suggestions to samwin@samwinsemi.com