Features

- Utilizes the AVR® RISC Architecture
- AVR High-performance and Low-power RISC Architecture
 - 118 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General-purpose Working Registers
 - Up to 10 MIPS Throughput at 10 MHz
- Data and Nonvolatile Program Memory
 - 2K Bytes of In-System Programmable Flash

Endurance: 1,000 Write/Erase Cycles


- 128 Bytes Internal RAM
- 128 Bytes of In-System Programmable EEPROM Endurance: 100,000 Write/Erase Cycles
- Programming Lock for Flash Program and EEPROM Data Security
- Peripheral Features
 - One 8-bit Timer/Counter with Separate Prescaler
 - Programmable Watchdog Timer with On-chip Oscillator
 - SPI Serial Interface for In-System Programming
- Special Microcontroller Features
 - Low-power Idle and Power-down Modes
 - External and Internal Interrupt Sources
 - Power-on Reset Circuit
 - Selectable On-chip RC Oscillator
- Specifications
 - Low-power, High-speed CMOS Process Technology
 - Fully Static Operation
- Power Consumption at 4 MHz, 3V, 25°C
 - Active: 2.4 mA
 - Idle Mode: 0.5 mA
 - Power-down Mode: <1 μA
- I/O and Packages
 - Three Programmable I/O Lines (AT90S/LS2323)
 - Five Programmable I/O Lines (AT90S/LS2343)
 - 8-pin PDIP and SOIC
- Operating Voltages
 - 4.0 6.0V (AT90S2323/AT90S2343)
 - 2.7 6.0V (AT90LS2323/AT90LS2343)
- Speed Grades
 - 0 10 MHz (AT90S2323/AT90S2343)
 - 0 4 MHz (AT90LS2323/AT90LS2343)

Description

The AT90S/LS2323 and AT90S/LS2343 are low-power, CMOS, 8-bit microcontrollers based on the AVR RISC architecture. By executing powerful instructions in a single clock cycle, the AT90S2323/2343 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed. (continued)

Pin Configuration

PDIP/SOIC





8-bit **AVR**Microcontroller with 2K Bytes of In-System
Programmable
Flash

AT90S2323 AT90LS2323 AT90S2343 AT90LS2343

Rev. 1004CS-10/00






The AVR core combines a rich instruction set with 32 general-purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

Block Diagram

Figure 1. The AT90S/LS2343 Block Diagram






Figure 2. The AT90S/LS2323 Block Diagram

The AT90S2323/2343 provides the following features: 2K bytes of In-System Programmable Flash, 128 bytes EEPROM, 128 bytes SRAM, 3 (AT90S/LS2323)/5 (AT90S/LS2343) general-purpose I/O lines, 32 general-purpose working registers, an 8-bit timer/counter, internal and external interrupts, programmable Watchdog Timer with internal oscillator, an SPI serial port for Flash Memory downloading and two software-selectable power-saving modes. The Idle Mode stops the CPU while allowing the SRAM, timer/counters, SPI port and interrupt system to continue functioning. The Power-down Mode saves the register contents but freezes the oscillator, disabling all other chip functions until the next interrupt or hardware reset.

The device is manufactured using Atmel's high-density nonvolatile memory technology. The on-chip Flash allows the program memory to be reprogrammed in-system through an SPI serial interface. By combining an 8-bit RISC CPU with ISP Flash on a monolithic chip, the Atmel AT90S2323/2343 is a powerful microcontroller that provides a highly flexible and cost-effective solution to many embedded control applications.





The AT90S2323/2343 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators and evaluation kits.

Comparison between AT90S/LS2323 and AT90S/LS2343

The AT90S/LS2323 is intended for use with external quartz crystal or ceramic resonator as the clock source. The start-up time is fuse-selectable as either 1 ms (suitable for ceramic resonator) or 16 ms (suitable for crystal). The device has three I/O pins.

The AT90S/LS2343 is intended for use with either an external clock source or the internal RC oscillator as clock source. The device has five I/O pins.

Table 1 summarizes the differences in features of the two devices.

Table 1. Feature Difference Summary

| Part | AT90S/LS2323 | AT90S/LS2343 |
|------------------------------|--------------|---------------------|
| On-chip Oscillator Amplifier | yes | no |
| Internal RC Clock | no | yes |
| PB3 available as I/O pin | never | internal clock mode |
| PB4 available as I/O pin | never | always |
| Start-up time | 1 ms/16 ms | 16 µs fixed |

Pin Descriptions AT90S/LS2323

VCC

Supply voltage pin.

GND

Ground pin.

Port B (PB2..PB0)

Port B is a 3-bit bi-directional I/O port with internal pull-up resistors. The Port B output buffers can sink 20 mA. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated.

Port B also serves the functions of various special features.

Port pins can provide internal pull-up resistors (selected for each bit). The Port B pins are tri-stated when a reset condition becomes active.

RESET

Reset input. An external reset is generated by a low level on the RESET pin. Reset pulses longer than 50 ns will generate a reset, even if the clock is not running. Shorter pulses are not guaranteed to generate a reset.

XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

XTAL2

Output from the inverting oscillator amplifier.

Pin Descriptions AT90S/LS2343

VCC

Supply voltage pin.

GND

Ground pin.

Port B (PB4..PB0)

Port B is a 5-bit bi-directional I/O port with internal pull-up resistors. The Port B output buffers can sink 20 mA. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated.

Port B also serves the functions of various special features.

Port pins can provide internal pull-up resistors (selected for each bit). The Port B pins are tri-stated when a reset condition becomes active.

RESET

Reset input. An external reset is generated by a low level on the RESET pin. Reset pulses longer than 50 ns will generate a reset, even if the clock is not running. Shorter pulses are not guaranteed to generate a reset.

CLOCK


Clock signal input in external clock mode.

Clock Options

Crystal Oscillator

The AT90S/LS2323 contains an inverting amplifier that can be configured for use as an on-chip oscillator, as shown in Figure 3. XTAL1 and XTAL2 are input and output respectively. Either a quartz crystal or a ceramic resonator may be used. It is recommended that the AT90S/LS2343 be used if an external clock source is used, since this gives an extra I/O pin.

Figure 3. Oscillator Connection



External Clock


The AT90S/LS2343 can be clocked by an external clock signal, as shown in Figure 4, or by the on-chip RC oscillator. This RC oscillator runs at a nominal frequency of 1 MHz ($V_{CC} = 5V$). A fuse bit (RCEN) in the Flash memory selects the on-chip RC oscillator as the clock source when programmed ("0"). The AT90S/LS2343 is shipped with this bit programmed. The AT90S/LS2343 is recommended if an external clock source is used, because this gives an extra I/O pin.

The AT90S/LS2323 can be clocked by an external clock as well, as shown in Figure 4. No fuse bit selects the clock source for AT90S/LS2323.





Figure 4. External Clock Drive Configuration




Architectural Overview

The fast-access register file concept contains 32 x 8-bit general-purpose working registers with a single clock cycle access time. This means that during one single clock cycle, one ALU (Arithmetic Logic Unit) operation is executed. Two operands are output from the register file, the operation is executed and the result is stored back in the register file – in one clock cycle.

Six of the 32 registers can be used as three 16-bit indirect address register pointers for Data Space addressing, enabling efficient address calculations. One of the three address pointers is also used as the address pointer for the constant table look-up function. These added function registers are the 16-bit X-register, Y-register and Z-register.

Figure 5. The AT90S2323/2343 AVR RISC Architecture



AT90S2323/LS2323 and AT90S2343/LS2343

The ALU supports arithmetic and logic functions between registers or between a constant and a register. Single register operations are also executed in the ALU. Figure 5 shows the AT90S2323/2343 AVR RISC microcontroller architecture.

In addition to the register operation, the conventional memory addressing modes can be used on the register file as well. This is enabled by the fact that the register file is assigned the 32 lowermost Data Space addresses (\$00 - \$1F), allowing them to be accessed as though they were ordinary memory locations.

The I/O memory space contains 64 addresses for CPU peripheral functions such as Control Registers, Timer/Counters, A/D converters and other I/O functions. The I/O memory can be accessed directly or as the Data Space locations following those of the register file, \$20 - \$5F.

The AVR has Harvard architecture – with separate memories and buses for program and data. The program memory is accessed with a two-stage pipeline. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This concept enables instructions to be executed in every clock cycle. The program memory is in-system downloadable Flash memory.


With the relative jump and call instructions, the whole 1K address space is directly accessed. Most AVR instructions have a single 16-bit word format. Every program memory address contains a 16- or 32-bit instruction.

During interrupts and subroutine calls, the return address Program Counter (PC) is stored on the stack. The stack is effectively allocated in the general data SRAM and consequently, the stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the SP in the reset routine (before subroutines or interrupts are executed). The 8-bit stack pointer (SP) is read/write-accessible in the I/O space.

The 128 bytes data SRAM + register file and I/O registers can be easily accessed through the five different addressing modes supported in the AVR architecture.

The memory spaces in the AVR architecture are all linear and regular memory maps.

Figure 6. Memory Maps







A flexible interrupt module has its control registers in the I/O space with an additional global interrupt enable bit in the status register. All the different interrupts have a separate interrupt vector in the interrupt vector table at the beginning of the program memory. The different interrupts have priority in accordance with their interrupt vector position. The lower the interrupt vector address, the higher the priority.

AT90S2323/LS2323 and AT90S2343/LS2343

AT90S2323/2343 Register Summary

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page | |
|-------------|----------------------|-------|-------|-------|------------|---------------|-------|-------|-------|---------|--|
| \$3F (\$5F) | SREG | Ţ | Т | Н | S | V | N | Z | С | page 17 | |
| \$3E (\$5E) | Reserved | | | | | | | | | | |
| \$3D (\$5D) | SPL | SP7 | SP6 | SP5 | SP4 | SP3 | SP2 | SP1 | SP0 | page 17 | |
| \$3C (\$5C) | Reserved | | | | | | | | | | |
| \$3B (\$5B) | GIMSK | - | INT0 | - | - | = | - | - | - | page 22 | |
| \$3A (\$5A) | GIFR | - | INTF0 | | | | | | | page 23 | |
| \$39 (\$59) | TIMSK | - | - | - | - | - | - | TOIE0 | - | page 23 | |
| \$38 (\$58) | TIFR | - | - | - | - | - | - | TOV0 | - | page 23 | |
| \$37 (\$57) | Reserved | | | | | | | | | | |
| \$36 (\$56) | Reserved | | | | | | | | | | |
| \$35 (\$55) | MCUCR | - | - | SE | SM | - | - | ISC01 | ISC00 | page 24 | |
| \$34 (\$54) | MCUSR | - | - | - | - | | - | EXTRF | PORF | page 21 | |
| \$33 (\$53) | TCCR0 | - | - | - | - | | CS02 | CS01 | CS00 | page 27 | |
| \$32 (\$52) | TCNT0 | | | | Timer/Cour | ter0 (8 Bits) | | | | page 28 | |
| \$31 (\$51) | Reserved | | | | | , | | | | | |
| \$30 (\$50) | Reserved | | | | | | | | | | |
| \$2F (\$4F) | Reserved | | | | | | | | | | |
| \$2E (\$4E) | Reserved | | | | | | | | | | |
| \$2D (\$4D) | Reserved | | | | | | | | | | |
| \$2C (\$4C) | Reserved | | | | | | | | | | |
| \$2B (\$4B) | Reserved | | | | | | | | | | |
| \$2A (\$4A) | Reserved | | | | | | | | | | |
| \$29 (\$49) | Reserved | | | | | | | | | | |
| \$28 (\$48) | Reserved | | | | | | | | | | |
| \$27 (\$47) | Reserved | | | | | | | | | | |
| \$26 (\$46) | Reserved | | | | | | | | | | |
| | | | | | | | | | | | |
| \$25 (\$45) | Reserved | | | | | | | | | | |
| \$24 (\$44) | Reserved Reserved | | | | | | | | | | |
| \$23 (\$43) | | | | | | | | | | | |
| \$22 (\$42) | Reserved | | 1 | ı | MOTO | WDE | WDDo | WDD1 | WDDO | 00 | |
| \$21 (\$41) | WDTCR | - | - | - | WDTO | WDE | WDP2 | WDP1 | WDP0 | page 29 | |
| \$20 (\$40) | Reserved | | | | | | | | | | |
| \$1F (\$3F) | Reserved | | | | | | | | | | |
| \$1E (\$3E) | EEAR | - | | | | M Address I | | | | page 30 | |
| \$1D (\$3D) | EEDR | | | | EEPROM D | | | | EEDE | page 30 | |
| \$1C (\$3C) | EECR | - | - | - | - | - | EEMW | EEWE | EERE | page 30 | |
| \$1B (\$3B) | Reserved | | | | | | | | | | |
| \$1A (\$3A) | Reserved | | | | | | | | | | |
| \$19 (\$39) | Reserved | | | | | | | | | | |
| \$18 (\$38) | PORTB | - | - | - | PORTB | PORTB | PORTB | PORTB | PORTB | page 32 | |
| \$17 (\$37) | DDRB | - | - | - | DDB4 | DDB3 | DDB2 | DDB1 | DDB0 | page 32 | |
| \$16 (\$36) | PINB | - | - | - | PINB4 | PINB3 | PINB2 | PINB1 | PINB0 | page 33 | |
| \$15 (\$35) | Reserved | | | | | | | | | | |
| | _ | | | | | • | | | | | |
| | Reserved | | | | | | | | | | |

Notes: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.



^{2.} Some of the status flags are cleared by writing a logical "1" to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.



Instruction Set Summary

| Mnemonic | Operands | Description | Operation | Flags | # Clocks |
|--------------|---------------|---|--|--------------|----------|
| ARITHMETIC A | ND LOGIC INST | | • | | |
| ADD | Rd. Rr | Add Two Registers | $Rd \leftarrow Rd + Rr$ | Z,C,N,V,H | 1 |
| ADC | Rd, Rr | Add with Carry Two Registers | Rd ← Rd + Rr + C | Z,C,N,V,H | 1 |
| ADIW | Rdl, K | Add Immediate to Word | Rdh:Rdl ← Rdh:Rdl + K | Z,C,N,V,S | 2 |
| SUB | Rd, Rr | Subtract Two Registers | Rd ← Rd – Rr | Z,C,N,V,H | 1 |
| SUBI | Rd, K | Subtract Constant from Register | Rd ← Rd – K | Z,C,N,V,H | 1 |
| SBIW | Rdl,K | Subtract Immediate from Word | Rdh:Rdl ← Rdh:Rdl – K | Z,C,N,V,S | 2 |
| SBC | Rd, Rr | Subtract with Carry Two Registers | Rd ← Rd – Rr – C | Z,C,N,V,H | 1 |
| SBCI | Rd, K | Subtract with Carry Constant from Reg. | Rd ← Rd – K – C | Z,C,N,V,H | 1 |
| AND | Rd, Rr | Logical AND Registers | Rd ← Rd • Rr | Z,N,V | 1 |
| ANDI | Rd, K | Logical AND Register and Constant | Rd ← Rd • K | Z,N,V | 1 |
| OR | Rd, Rr | Logical OR Registers | Rd ← Rd v Rr | Z,N,V | 1 |
| ORI | Rd, K | Logical OR Register and Constant | Rd ← Rd v K | Z,N,V | 1 |
| EOR | Rd. Rr | Exclusive OR Registers | Rd ← Rd ⊕ Rr | Z,N,V | 1 |
| COM | Rd | One's Complement | Rd ← \$FF - Rd | Z,C,N,V | 1 |
| NEG | Rd | Two's Complement | Rd ← \$00 – Rd | Z,C,N,V,H | i |
| SBR | Rd, K | Set Bit(s) in Register | Rd ← Rd v K | Z,N,V | i |
| CBR | Rd, K | Clear Bit(s) in Register | Rd ← Rd • (\$FF – K) | Z,N,V | i |
| INC | Rd | Increment | Rd ← Rd + 1 | Z,N,V | 1 |
| DEC | Rd | Decrement | Rd ← Rd − 1 | Z,N,V | i |
| TST | Rd | Test for Zero or Minus | Rd ← Rd • Rd | Z,N,V | 1 1 |
| CLR | Rd | Clear Register | Rd ← Rd ⊕ Rd | Z,N,V | 1 |
| SER | Rd | Set Register | Rd ← \$FF | None | 1 |
| BRANCH INST | | Get i legister | Tiα ← ψi i | None | <u>'</u> |
| RJMP | k | Relative Jump | PC ← PC + k + 1 | None | 2 |
| IJMP | N. | Indirect Jump to (Z) | PC ← Z | None | 2 |
| RCALL | k | Relative Subroutine Call | PC ← PC + k + 1 | None | 3 |
| ICALL | N. | Indirect Call to (Z) | PC ← Z | None | 3 |
| RET | | Subroutine Return | PC ← STACK | None | 4 |
| RETI | | Interrupt Return | PC ← STACK | I | 4 |
| CPSE | Rd, Rr | Compare, Skip if Equal | if (Rd = Rr) PC ← PC + 2 or 3 | None | 1/2/3 |
| CP | Rd, Rr | Compare | Rd - Rr | Z,N,V,C,H | 1/2/3 |
| CPC | Rd, Rr | Compare with Carry | Rd - Rr - C | Z,N,V,C,H | 1 1 |
| CPI | Rd, K | Compare Register with Immediate | Rd - K | Z,N,V,C,H | 1 1 |
| SBRC | Rr, b | Skip if Bit in Register Cleared | if $(Rr(b) = 0) PC \leftarrow PC + 2 \text{ or } 3$ | None | 1/2/3 |
| SBRS | Rr, b | Skip if Bit in Register Gleared Skip if Bit in Register is Set | if $(Rr(b) = 0) PC \leftarrow PC + 2013$ | None | 1/2/3 |
| SBIC | P, b | Skip if Bit in I/O Register Cleared | if $(P(b) = 1) PC \leftarrow PC + 2 \text{ or } 3$ | None | 1/2/3 |
| SBIS | P, b | Skip if Bit in I/O Register Gleared Skip if Bit in I/O Register is Set | if $(P(b) = 0) PC \leftarrow PC + 2013$ if $(R(b) = 1) PC \leftarrow PC + 2 or 3$ | None | 1/2/3 |
| BRBS | s, k | Branch if Status Flag Set | if (SREG(s) = 1) then $PC \leftarrow PC + k + 1$ | None | 1/2/3 |
| BRBC | s, k | Branch if Status Flag Cleared | if (SREG(s) = 0) then $PC \leftarrow PC + k + 1$ | None | 1/2 |
| BREQ | k | Branch if Equal | if $(Z = 1)$ then $PC \leftarrow PC + k + 1$ | None | 1/2 |
| BRNE | k | Branch if Not Equal | if $(Z = 1)$ then $PC \leftarrow PC + k + 1$ | None | 1/2 |
| BRCS | k | Branch if Carry Set | if (C = 1) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRCC | k | Branch if Carry Cleared | if (C = 0) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRSH | k | Branch if Same or Higher | if (C = 0) then $PC \leftarrow PC + k + 1$ | None | 1/2 |
| BRLO | k | Branch if Lower | if (C = 1) then $PC \leftarrow PC + k + 1$ | None | 1/2 |
| BRMI | k | Branch if Minus | if (N = 1) then PC ← PC + k + 1 | None | 1/2 |
| BRPL | k | Branch if Plus | if $(N = 1)$ then $PC \leftarrow PC + k + 1$ | None | 1/2 |
| BRGE | k | Branch if Greater or Equal, Signed | if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ | None | 1/2 |
| BRLT | k | Branch if Less Than Zero. Signed | if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ | None | 1/2 |
| BRHS | k | Branch if Half-carry Flag Set | if (H = 1) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRHC | k | Branch if Half-carry Flag Cleared | if (H = 0) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRTS | k | Branch if T-flag Set | if (T = 1) then PC ← PC + k + 1 | None | 1/2 |
| BRTC | k | Branch if T-flag Cleared | if $(T = 1)$ then $PC \leftarrow PC + k + 1$ | None | 1/2 |
| BRVS | | Branch if Overflow Flag is Set | if (V = 1) then PC \leftarrow PC + k + 1 | | 1/2 |
| BRVC | k | Branch if Overflow Flag is Set Branch if Overflow Flag is Cleared | if $(V = 1)$ then $PC \leftarrow PC + k + 1$ if $(V = 0)$ then $PC \leftarrow PC + k + 1$ | None None | 1/2 |
| BRIE | k | Branch if Interrupt Enabled | if (I = 1) then PC ← PC + k + 1 | None | 1/2 |
| BRID | k | Branch if Interrupt Enabled Branch if Interrupt Disabled | if (I = I) then PC ← PC + k + I if (I = 0) then PC ← PC + k + 1 | None | 1/2 |
| טווט | k | Бтапот ії іптеттирі Бібавіец | (= 0) | INUITE | 1/2 |

AT90S2323/LS2323 and AT90S2343/LS2343

Instruction Set Summary (Continued)

| Mnemonic | Operands | Description | Operation | Flags | # Clocks |
|-------------|-----------------|----------------------------------|--|---------|----------|
| DATA TRANSF | ER INSTRUCTIO | | | | |
| MOV | Rd, Rr | Move between Registers | Rd ← Rr | None | 1 |
| LDI | Rd, K | Load Immediate | $Rd \leftarrow K$ | None | 1 |
| LD | Rd, X | Load Indirect | $Rd \leftarrow (X)$ | None | 2 |
| LD | Rd, X+ | Load Indirect and Post-inc. | $Rd \leftarrow (X), X \leftarrow X + 1$ | None | 2 |
| LD | Rd, -X | Load Indirect and Pre-dec. | $X \leftarrow X - 1$, Rd $\leftarrow (X)$ | None | 2 |
| LD | Rd, Y | Load Indirect | $Rd \leftarrow (Y)$ | None | 2 |
| LD | Rd, Y+ | Load Indirect and Post-inc. | $Rd \leftarrow (Y), Y \leftarrow Y + 1$ | None | 2 |
| LD | Rd, -Y | Load Indirect and Pre-dec. | $Y \leftarrow Y - 1$, $Rd \leftarrow (Y)$ | None | 2 |
| LDD | Rd, Y+q | Load Indirect with Displacement | $Rd \leftarrow (Y + q)$ | None | 2 |
| LD | Rd, Z | Load Indirect | $Rd \leftarrow (Z)$ | None | 2 |
| LD | Rd, Z+ | Load Indirect and Post-inc. | $Rd \leftarrow (Z), Z \leftarrow Z + 1$ | None | 2 |
| LD | Rd, -Z | Load Indirect and Pre-dec. | $Z \leftarrow Z - 1$, Rd $\leftarrow (Z)$ | None | 2 |
| LDD | Rd, Z+q | Load Indirect with Displacement | $Rd \leftarrow (Z + q)$ | None | 2 |
| LDS | Rd, k | Load Direct from SRAM | Rd ← (k) | None | 2 |
| ST | X, Rr | Store Indirect | (X) ← Rr | None | 2 |
| ST | X+, Rr | Store Indirect and Post-inc. | $(X) \leftarrow Rr, X \leftarrow X + 1$ | None | 2 |
| ST | -X, Rr | Store Indirect and Pre-dec. | $X \leftarrow X - 1$, $(X) \leftarrow Rr$ | None | 2 |
| ST | Y, Rr | Store Indirect | (Y) ← Rr | None | 2 |
| ST | Y+, Rr | Store Indirect and Post-inc. | $(Y) \leftarrow Rr, Y \leftarrow Y + 1$ | None | 2 |
| ST | -Y, Rr | Store Indirect and Pre-dec. | $Y \leftarrow Y - 1$, $(Y) \leftarrow Rr$ | None | 2 |
| STD | Y+q, Rr | Store Indirect with Displacement | (Y + q) ← Rr | None | 2 |
| ST | Z, Rr | Store Indirect | (Z) ← Rr | None | 2 |
| ST | Z+, Rr | Store Indirect and Post-inc. | $(Z) \leftarrow Rr, Z \leftarrow Z + 1$ | None | 2 |
| ST | -Z, Rr | Store Indirect and Pre-dec. | $Z \leftarrow Z - 1, (Z) \leftarrow Rr$ | None | 2 |
| STD | Z+q, Rr | Store Indirect with Displacement | $(Z + q) \leftarrow Rr$ | None | 2 |
| STS | k, Rr | Store Direct to SRAM | (k) ← Rr | None | 2 |
| LPM | К, Т. | Load Program Memory | R0 ← (Z) | None | 3 |
| IN | Rd, P | In Port | Rd ← P | None | 1 |
| OUT | P, Rr | Out Port | P ← Rr | None | 1 |
| PUSH | Rr | Push Register on Stack | STACK ← Rr | None | 2 |
| POP | Rd | Pop Register from Stack | Rd ← STACK | None | 2 |
| | EST INSTRUCTION | | nu ← STACK | None | |
| SBI | P, b | Set Bit in I/O Register | I/O(P.b) ← 1 | None | 2 |
| CBI | P, b | Clear Bit in I/O Register | I/O(P,b) ← 1 I/O(P,b) ← 0 | None | 2 |
| LSL | Rd | Logical Shift Left | $Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$ | Z,C,N,V | 1 |
| | | | | , , , | |
| LSR | Rd | Logical Shift Right | $Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$ | Z,C,N,V | 1 |
| ROL | Rd | Rotate Left through Carry | $Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$ | Z,C,N,V | 1 1 |
| ROR | Rd | Rotate Right through Carry | $Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$ | Z,C,N,V | 1 1 |
| ASR | Rd | Arithmetic Shift Right | $Rd(n) \leftarrow Rd(n+1), n = 06$ | Z,C,N,V | 1 1 |
| SWAP | Rd | Swap Nibbles | $Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30)$ | None | 1 1 |
| BSET | S | Flag Set | SREG(s) ← 1 | SREG(s) | 1 |
| BCLR | S | Flag Clear | SREG(s) ← 0 | SREG(s) | 1 |
| BST | Rr, b | Bit Store from Register to T | $T \leftarrow Rr(b)$ | T | 1 |
| BLD | Rd, b | Bit Load from T to Register | Rd(b) ← T | None | 1 |
| SEC | | Set Carry | C ← 1 | C | 1 |
| CLC | | Clear Carry | C ← 0 | С | 1 |
| SEN | | Set Negative Flag | N ← 1 | N | 1 |
| CLN | | Clear Negative Flag | N ← 0 | N | 1 |
| SEZ | | Set Zero Flag | Z ← 1 | Z | 1 |
| CLZ | | Clear Zero Flag | Z ← 0 | Z | 1 |
| SEI | | Global Interrupt Enable | I ← 1 | 1 | 1 |
| CLI | | Global Interrupt Disable | I ← 0 | I | 1 |
| SES | | Set Signed Test Flag | S ← 1 | S | 1 |
| CLS | | Clear Signed Test Flag | S ← 0 | S | 1 |
| SEV | | Set Two's Complement Overflow | V ← 1 | V | 1 |
| CLV | | Clear Two's Complement Overflow | V ← 0 | V | 1 |
| SET | | Set T in SREG | T ← 1 | Т | 1 |
| | | Clear T in SREG | T ← 0 | T | 1 |
| CLI | + | Set Half-carry Flag in SREG | H ← 1 | H | 1 |
| CLT SEH | | J Cet Hall-carry Had III Office | | | |
| SEH | | | | | 1 |
| SEH CLH | | Clear Half-carry Flag in SREG | H ← 0 | Н | 1 1 |
| SEH | | | | | 1 1 3 |





Ordering Information

| Power Supply | Speed (MHz) | Ordering Code | Package | Operation Range |
|--------------|-------------|----------------|---------|-----------------|
| 2.7 - 6.0V | 4 | AT90LS2323-4PC | 8P3 | Commercial |
| | | AT90LS2323-4SC | 8S2 | (0°C to 70°C) |
| | | AT90LS2323-4PI | 8P3 | Industrial |
| | | AT90LS2323-4SI | 8S2 | (-40°C to 85°C) |
| 4.0 - 6.0V | 10 | AT90S2323-10PC | 8P3 | Commercial |
| | | AT90S2323-10SC | 8S2 | (0°C to 70°C) |
| | | AT90S2323-10PI | 8P3 | Industrial |
| | | AT90S2323-10SI | 8S2 | (-40°C to 85°C) |
| 2.7 - 6.0V | 4 | AT90LS2343-4PC | 8P3 | Commercial |
| | | AT90LS2343-4SC | 8S2 | (0°C to 70°C) |
| | | AT90LS2343-4PI | 8P3 | Industrial |
| | | AT90LS2343-4SI | 8S2 | (-40°C to 85°C) |
| 4.0 - 6.0V | 10 | AT90S2343-10PC | 8P3 | Commercial |
| | | AT90S2343-10SC | 8S2 | (0°C to 70°C) |
| | | AT90S2343-10PI | 8P3 | Industrial |
| | | AT90S2343-10SI | 8S2 | (-40°C to 85°C) |

Note: The speed grade refers to maximum clock rate when using an external crystal or external clock drive. The internal RC oscillator has the same nominal clock frequency for all speed grades.

| | Package Type |
|-----|--|
| 8P3 | 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) |
| 8S2 | 8-lead, 0.200" Wide, Plastic Gull Wing Small Outline Package (EIAJ SOIC) |

Packaging Information

.070 (1.78)

.<u>150 (3.81)</u> .<u>115 (2.92)</u>

.012 (.305) .008 (.203) .015 (.380) MIN

.014 (.356)

.325 (8.26) .300 (7.62)


REF


.430 (10.9) MAX


15

8S2, 8-lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)

Dimensions in Inches and (Millimeters)











Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

Europe

Atmel SarL Route des Arsenaux 41 Casa Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Atmel Asia, Ltd.
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimhatsui
East Kowloon
Hong Kong
TEL (852) 2721-9778
FAX (852) 2722-1369

Iapan

Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Rousset

Zone Industrielle 13106 Rousset Cedex France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001

Atmel Smart Card ICs

Scottish Enterprise Technology Park East Kilbride, Scotland G75 0QR TEL (44) 1355-803-000 FAX (44) 1355-242-743

Atmel Grenoble

Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex France TEL (33) 4-7658-3000 FAX (33) 4-7658-3480

> Fax-on-Demand North America: 1-(800) 292-8635 International: 1-(408) 441-0732

e-mail literature@atmel.com

Web Site http://www.atmel.com

BBS 1-(408) 436-4309

© Atmel Corporation 2000.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing ® and/or [™] are registered trademarks and trademarks of Atmel Corporation.

Printe