

Stereo 10W (4W) Class-T Digital Audio Amplifier using Digital Power Processing™ Technology

TA1101B

June 1999

General Description

The TA1101B is a two-channel Class-T (Tripath™) Digital Audio Power Amplifier IC using Tripath's proprietary Digital Power Processing™ technology. Class-T amplifiers offer both the audio fidelity of Class-AB and the power efficiency of Class-D amplifiers.

Applications

- Computer/PC Multimedia
- Video CD Players
- Cable Set-Top Products
- Televisions
- DVD Players
- Battery Powered Systems



Benefits

- Fully integrated solution with FETs
- Easier to design-in than Class-D
- Reduced system cost with no heat sink
- Dramatically improves efficiency versus Class-AB
- Signal fidelity equal to high quality linear amplifiers
- High dynamic range compatible with digital media such as CD, DVD, and Internet audio

Features

- Class-T architecture
- Proprietary Digital Power Processing
- Single Supply Operation
- "Audiophile" Quality Sound
 - 0.04% THD+N @ 9Wrms, 4Ω
 - 0.18% IHF-IM @ 1Wrms, 4Ω
 - 6Wrms @ 8Ω, 0.1% THD+N
 - 10Wrms @ 4Ω, 0.1% THD+N
- High Power
 - 10Wrms @ 8Ω, 10% THD+N
 - 15Wrms @ 4Ω, 10% THD+N
- High Efficiency
 - 88% @ 10Wrms, 8Ω
 - 81% @ 15Wrms, 4Ω
- Dynamic Range = 102 dB
- Mute and Sleep inputs
- Turn-on & turn-off pop suppression
- Over-current protection
- Over-temperature protection
- Bridged outputs
- Supports 100kHz BW Super Audio CD and DVD-Audio (See App Note for specifics)
- 30-pin Power SOP package

Typical Performance



Absolute Maximum Ratings^{Note 1}

SYMBOL	PARAMETER	Value	UNITS
V _{DD}	Supply Voltage	16	V
T _{STORE}	Storage Temperature Range	-40 to 150	°C
T _A	Operating Free-air Temperature Range	0 to 70	°C
P _{DISS}	Continuous Total Power Dissipation	Note 2	W

Notes 1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur.
2) See Power Dissipation Derating section in Applications Information.

Operating Conditions

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS
V _{DD}	Supply Voltage	8.5	12	13.2	V
V _{IH}	High-level Input Voltage (MUTE, SLEEP)	3.5			V
V _{IL}	Low-level Input Voltage (MUTE, SLEEP)			1	V

Note: Recommended Operating Conditions indicate conditions for which the device is functional. See Electrical Characteristics for guaranteed specific performance limits.

Electrical Characteristics

See Test/Application Circuit. Unless otherwise specified, V_{DD} = 12V, f = 1kHz, Measurement Bandwidth = 22kHz, R_L = 4Ω, T_A = 25 °C, Package heat slug soldered to 2.8 square-inch PC pad.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNITS
P _O	Output Power (Continuous RMS/Channel)	THD+N = 0.1% R _L = 4Ω R _L = 8Ω THD+N = 10% R _L = 4Ω R _L = 8Ω	9 5.5 12 8	10 6 15 10		W W W W
I _{DD,MUTE}	Mute Supply Current	MUTE = V _{IH}		5.5	7	mA
I _{DD,SLEEP}	Sleep Supply Current	SLEEP = V _{IH}		0.25	2	mA
I _q	Quiescent Current	V _{IN} = 0 V		61	75	mA
THD + N	Total Harmonic Distortion Plus Noise	P _O = 9W/Channel		0.04		%
IHF-IM	IHF Intermodulation Distortion	19kHz, 20kHz, 1:1 (IHF)		0.18	0.5	%
SNR	Signal-to-Noise Ratio	A Weighted, P _{OUT} = 1W, R _L = 8Ω		89		dB
CS	Channel Separation	30kHz Bandwidth	50	55		dB
PSRR	Power Supply Rejection Ratio	Vripple = 100mV. Input Referred	60	80		dB
η	Power Efficiency	P _{OUT} = 10W/Channel, R _L = 8Ω		88		%
V _{OFFSET}	Offset Voltage	No Load, MUTE/IDLE = Logic Low		50	150	mV
V _{OH}	High-level output voltage (FAULT & OVERLOAD)		3.5			V
V _{OL}	Low-level output voltage (FAULT & OVERLOAD)				1	V
e _{OUT}	Output Noise Voltage	A Weighted, no signal, input shorted, DC offset nulled to zero		100		μV

Minimum and maximum limits are guaranteed but may not be 100% tested.


Pin Description

Pin	Function	Description
1, 2	DCAP2, DCAP1	Charge pump switching capacitor
3, 8	V5D, V5A	Digital +5V, Analog +5V
4, 7, 15	AGND1, AGND2, AGND3	Analog Ground
5	RREF	Reference resistor
6	OVERLOADB	A logic low output indicates the input signal has overloaded the amplifier.
9, 12	VP1, VP2	Input stage feedback drive
10, 13	IN1, IN2	Single-ended inputs
11	MUTE/IDLE	When set to logic high, both amplifiers are muted and in low power (idle) mode. When low (grounded), both amplifiers are fully operational. If left floating, the device stays in the mute mode. Ground if not used.
14	BIASCAP	Bias stabilization capacitor.
16	SLEEP	When set to logic high, device goes into low power mode. If not used this pin should be grounded
17	FAULT	A logic high output indicates thermal overload, or an output is shorted to ground or another output.
18, 28	PGND2, PGND1	Power Ground (High current)
19	DGND	Digital Ground
20, 22; 25, 23	OUTP2 & OUTM2; OUTP1 & OUTM1	Bridged outputs
21, 24	VDD2, VDD1	+12V Power (High Current)
26	NC	Not connected
27	VDDA	Analog +12V
29	CPUMP	Charge pump output capacitor
30	+5GEN	Regulated +5V source used to supply power to pins 3 & 8.

30-pin Power SOP Package
(Top View)



Test/Application Circuit



⏚ Analog Ground







 Digital/Power Ground

All Diodes Motorola MBR5130T3

All capacitance in μF

* Use $C_0 = .22\mu F$ for 8 Ohm loads

Typical Performance Characteristics



Application Information

Amplifier Gain

The gain of the TA1101B is set by the ratio of two external resistors, R_i and R_f , and is given by the following formula:

$$V_o/V_i = 12R_f/R_i$$

Where V_i is the input signal level and V_o is the differential output signal level across the speaker.

9 watts of RMS output power results from an 8.485 V RMS signal across an eight-ohm speaker load. If $R_f = R_i$, then 9 Watts will be achieved with 0.707 V RMS of input signal.

$$8.485V \text{ RMS} = (R_L * P_o)^{1/2} = (8 \text{ ohms} * 9 \text{ Watts})^{1/2}$$

Protection Circuits

The TA1101B is guarded against over-temperature and over-current conditions. When the device goes into an over-temperature or over-current state, the FAULT pin goes to a logic HIGH state indicating a fault condition. When this occurs, all amplifier outputs are TRI-STATED and will float to 1/2 of V_{DD} , thereby muting the amplifier.

Over-temperature Protection

An over-temperature fault occurs if the junction temperature of the part exceeds approximately 155°C. The thermal hysteresis of the part is approximately 45°C, therefore the fault will automatically clear when the junction temperature drops below 110°C.

Over-current Protection

An over-current fault occurs if more than approximately 7 amps of current flows from any of the amplifier output pins. This can occur if the speaker wires are shorted together or if one side of the speaker is shorted to ground. An over-current fault sets an internal latch that can only be cleared if the MUTE pin is toggled or if the part is powered down. Alternately, if the MUTE pin is connected to the FAULT pin, the HIGH output of the FAULT pin will toggle the MUTE pin and automatically reset the fault condition.

Overload

The OVERLOADB pin is a 5V logic output. When low, it indicates that the level of the input signal has overloaded the amplifier resulting in increased distortion at the output. The OVERLOADB signal can be used to control a distortion indicator light or LED through a simple buffer circuit.

Sleep Pin

The SLEEP pin is a 5V logic input that when pulled high (>3.5V) puts the part into a low quiescent current mode. This pin is internally clamped by a zener diode to approximately 6V thus allowing the pin to be pulled up through a large valued resistor (1MΩ recommended) to V_{DD} . To disable SLEEP mode, the sleep pin should be grounded.

Fault Pin


The FAULT pin is a 5V logic output that indicates various fault conditions within the device. These conditions include: low supply voltage, low charge pump voltage, low 5V regulator voltage, over current at any output, and junction temperature greater than approximately 155°C. The FAULT output is capable of directly driving an LED through a series 200-Ohm resistor. If the FAULT pin is connected directly to the MUTE input an automatic reset will occur in the event of an over-current condition.

Power Dissipation Derating

For operating at ambient temperatures above 25°C the device must be derated based on a 150°C maximum junction temperature, $T_J(\text{max})$ as given by the following equation:

$$P_{DISS} = (T_J(\text{max}) - T_A)/\theta_{JA}$$

Where θ_{JA} of the package is determined from the following graph:



In the above graph Copper Area is the size of the copper pad on the PC board to which the heat slug of the TA1101B is soldered.

Performance Measurements of the TA1101B


TripPath amplifiers operate by generating a high frequency switching pattern based on the input signal. This signal is sent through a low-pass filter (external to the TripPath amplifier) that recovers an amplified version of the audio input. The frequency of the switching pattern is spread spectrum and typically varies between 100kHz and 1.0MHz, which is well above the 20Hz – 20kHz audio band. The pattern itself does not alter or distort the audio input signal but it does introduce some inaudible components.

The measurements of certain performance parameters, particularly noise related specifications such as THD+N, are significantly affected by the design of the low-pass filter used on the output as well as the bandwidth setting of the measurement instrument used. Unless the filter has a very sharp roll-off just beyond the audio band or the bandwidth of the measurement instrument is limited, some of the inaudible noise components introduced by the TripPath amplifier switching pattern will degrade the measurement.

One feature of TripPath amplifiers is that they do not require large multi-pole filters to achieve excellent performance in listening tests, usually a more critical factor than performance measurements. Though using a multi-pole filter may remove high-frequency noise and improve THD+N type measurements (when they are made with wide-bandwidth measuring equipment), these same filters degrade frequency response. The TA1101B Evaluation Board uses the Test/Application Circuit of this data sheet, which has a simple two-pole output filter and excellent performance in listening tests. Measurements in this data sheet were taken using this same circuit with a limited bandwidth setting in the measurement instrument.

Package Information

30-Lead Power Small Outline Package (PSOP),
compliant with JEDEC outline MO-166, variation AD:



Package Dimensions

Dimension	Min.	Nom.	Max.
b	0.35	---	0.48
c	0.23	---	0.32

TECHNICAL INFORMATION



D	15.80	15.90	16.00
D1	12.60	---	13.00
D2	---	---	1.10
E	13.90	14.20	14.50
E1	10.90	11.00	11.10
E2	---	---	2.90
E3	5.80	---	6.20
e	0.80 BSC.		
L1	0.25 BSC.		
L	0.70	---	1.00

Note: All dimensions are in millimeters.

Tripath and Digital Power Processing are trademarks of Tripath Technology Inc. Other trademarks referenced in this document are owned by their respective companies.

Tripath Technology Inc. reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Tripath does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

TRIPATH'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN CONSENT OF THE PRESIDENT OF TRIPATH TECHNOLOGY INC. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in this labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

For more information on Tripath products, visit our web site at: www.tripath.com

World Wide Sales Offices

Western United States:	Jim Hauer	jhauer@tripath.com	408-567-3089
Central United States:	Glen Burchers	glen@tripath.com	713-781-4661
Eastern United States:	Dan Auton	dan@tripath.com	214-368-3172
Taiwan, HK, China:	George Fang	george@tripath.com	408-567-3064
Japan:	Osamu Ito	ito@tripath.com	81-42-334-2433
Europe:	Steve Tomlinson	stomlinson@tripath.com	44-1672-86-1020

TRIPATH TECHNOLOGY, INC.
3900 Freedom Circle, Suite 200
Santa Clara, California 95054
408-567-3000