

PRELIMINARY

Li-lon/Polymer 1Cell PROTECTOR **R5426Xxxxx series**

OUTLINE

The R5426Xxxxx Series are protection ICs for over-charge/discharge of rechargeable one-cell Lithium-ion (Li+)/Lithium polymer excess load current, further include a short circuit protector for preventing large external short circuit current and Excess charge/discharge-current.

Each of these ICs is composed of four voltage detectors, a reference unit, a delay circuit, a short circuit protector, an oscillator, a counter, and a logic circuit. When Over-charge voltage or Excess charge-current threshold crosses the each detector threshold from a low value to a high value, the output of Cour pin switches to low level after internal fixed delay time. After detecting over-charge or excess charge current, these detectors can be reset and the output of Cour becomes "H" when a kind of load is connected to VDD after a charger is disconnected from the battery pack, and the cell voltage becomes lower than over-charge detector threshold. If a charger is continue to be connected to the battery pack, even the cell voltage becomes lower than over-charge detector threshold, over-charge state is not released.

The output of Dout pin, the output of Over-discharge detector and Excess discharge-current detector, switches to low level after internally fixed delay time, when discharged voltage crosses the detector threshold from a high value to a value lower than VDET2. After detecting over-discharge voltage, connect a charger to the battery pack, and when the battery supply voltage becomes higher than over-discharge detector threshold, VD2 is released and the voltage of DOUT pin becomes "H" level. An excess discharge-current and short circuit state can be sensed and cut off through the built in excess current detector, VD3,

An excess discharge-current and short circuit state can be sensed and cut off through the built in excess current detector, VD3, with Dour being enabled to low level. Once after detecting excess discharge-current or short circuit, the VD3 is released and Dour level switches to high by detaching a battery pack from a load system.

After detecting over-discharge, supply current will be kept extremely low by halting internal circuits' operation. By setting the DS pin at VDD level, the output delay of all items except short circuit detector can be shortened. Especially, the delay time of over-charge detector can be reduced into approximately 1/90, therefore, testing time of protector circuit board can be reduced. Further, when the DS pin is set at the specified middle range voltage, output delay circuit is disabled, then over-charge and over-charger current can be detected immediately. Output delay time would be less than several tens µs in this case. Output type of Cout and Dout are CMOS. 6-pin, SOT23-6 or SON6 are available.

FEATURES

| Manufactured with High Voltage Tolerant Pr | ocess Absolute Maximum Rating | 28V | |
|---|---|------------------------------------|--|
| Low supply current | Supply current (At normal mode) | TYP. 3.0μA | |
| | Standby current (detecting over-discl | harge) MAX. 0.1µA | |
| High accuracy detector threshold | Over-charge detector (Topt=25°C) | ±25mV | |
| | $(Topt=-5 to 55^\circ)$ | °C) ±30mV | |
| | Over-discharge detector | ±2.5% | |
| | Excess discharge-current detector | ±20mV | |
| | Excess charge-current detector | ±30mV | |
| Variety of detector threshold | Over-charge detector threshold | 4.0V - 4.5V step of 0.005V | |
| | Over-discharge detector threshold | 2.0V - 3.0V step of 0.005V | |
| | Excess discharge-current threshold | 0.05V-0.4V step of 0.005V | |
| | Excess charge-current threshold | Fixed at -0.1V | |
| Internal fixed Output delay time | Over-charge detector Output Delay | 250ms/1s/5s | |
| (Select among the options) | Over-discharge detector Output Delay 20ms | | |
| | Excess discharge-current detector Output Delay 6ms/12ms | | |
| | Short Circuit detector Output Delay | 400μs | |
| | Excess charge-current detector Output Delay 8ms/16ms/1s | | |
| DS pin | At VDD level, Output Delay time of | all items except short-circuit can | |
| be reduced. (Delay Time for over-charge bec circuit is disabled. | comes about 1/90 of normal state.) At the spe | ecified middle range level, delay | |
| 0V-charge option | acceptable/unacceptable | | |

RIGOK

Rev. 0.02 - 1 -

- With Latch function after over-charge detect
- Ultra Small packageSOT-23-6 / SON6 6-pin


APPLICATIONS

- Li+/Li Polymer protector of over-charge, over-discharge, excess-current for battery pack
- High precision protectors for cell-phones and any other gadgets using on board Li+ / Li Polymer battery



Rev. 0.02 - 2 -

■ BLOCK DIAGRAM



■ SELECTION GUIDE

In the R5426Xxxxx Series four of the input threshold for over-charge, over-discharge, excess discharge current, and excess charge current detectors, package type can be designated.

Part Number is designated as follows:


R5426X
$$\underline{XXX}\underline{X}\underline{X}-\underline{XX}$$
 \leftarrow Part Number
 $\uparrow \quad \uparrow \quad \uparrow \quad \uparrow$
 $a \quad b \quad c \ d \quad e$

| Code | Description | |
|------|---|--|
| a | Package Type | |
| b | Serial Number for the R5426 Series designating input four threshold for over-charge, over- | |
| | discharge, excess discharge-current, and excess charge-current detectors. | |
| c | Designation of Output delay option of over-charge, excess charge-current, and excess discharge- | |
| | current. | |
| d | Designation of version symbols | |
| e | Taping Type: TR (refer to Taping Specification) | |




■ PIN CONFIGURATION

SOT-23-6



● SON6



■ PIN DESCRIPTION

| Pin No. | | Symbol | Pin description | | |
|----------|----------|---------------------------------|--------------------------------|--|--|
| SOT-23-6 | SON6 | Symbol | Fill description | | |
| 1 | 1 | Dout | Output of over-discharge | | |
| | | | detection, CMOS output | | |
| 2 | 6 | V- | Pin for charger negative input | | |
| 3 | 5 | Соит | Output of over-charge | | |
| | | | detection, CMOS output | | |
| 4 4 | 4 | DS | Pin for reduce pre-set output | | |
| | 4 | | delay time | | |
| 5 2 | V | Power supply pin, the substrate | | | |
| | 2 | $V_{ m DD}$ | voltage level of the IC. | | |
| 6 | 3 | Vss | Ground pin for the IC. | | |

- 4 -

RIGOH

■ ABSOLUTE MAXIMUM RATINGS

Vss=0V

| Symbol | Item | Ratings | Unit |
|-------------|-----------------------------|---------------------------------------|------|
| $V_{ m DD}$ | Supply voltage | -0.3 to 12 | V |
| | Input Voltage | | |
| V- | V - pin | VDD -28 to VDD +0.3 | V |
| Vds | DS pin | V_{SS} -0.3 to V_{DD} +0.3 | V |
| | Output voltage | | |
| VCout | Cout pin | $V_{\rm DD}$ -28 to $V_{\rm DD}$ +0.3 | V |
| VD_{OUT} | Dout pin | V_{SS} -0.3 to V_{DD} +0.3 | V |
| PD | Power dissipation | 150 | mW |
| Topt | Operating temperature range | -40 to 85 | °C |
| Tstg | Storage temperature range | -55 to 125 | °C |

ABSOLUTE MAXIMUM RATINGS

Absolute Maximum ratings are threshold limit values that must not be exceeded ever for an instant under any conditions. Moreover, such values for any two items must not be reached simultaneously. Operation above these absolute maximum ratings may cause degradation or permanent damage to the device. These are stress ratings only and do not necessarily imply functional operation below these limits.

RIGOH

Rev. 0.02 - 5 -

■ ELECTRICAL CHARACTERISTIC

Unless otherwise specified, Topt=25°C

| | | | | | e specified, Top | |
|--------------------|--|--|----------------------|-------------------|----------------------|------|
| Symbol | Item | Conditions | MIN. | TYP. | MAX. | Unit |
| V_{DD1} | Operating input voltage | Voltage defined as V _{DD} - V _{SS} | 1.5 | | 5.0 | V |
| Vst | Minimum operating Voltage for 0V charging *Note 1 | Voltage defined as V_{DD} - $V_{\text{-}}$, V_{DD} - V_{SS} =0 V | | | 1.5 | V |
| Vnoch g | Maximum Battery Voltage level of low voltage battery charge inhibitory circuit *Note 2 | Voltage defined as VDD – Vss, VDD – V-=4V | 0.6 | 1.0 | 1.4 | V |
| VDET1 | Over-charge threshold | Detect rising edge of supply voltage $R1=330\Omega$ | VDET1-0.025 | VDET1 | VDET1+0.025 | v |
| | | R1=330 Ω (Topt=-5 to 55°C)*Note3 | VDET1-0.030 | VDET1 | VDET1+0.030 | V |
| tVdeti | Output delay of over-charge | V _{DD} =3.6V to 4.4V | tVDET1×0.7 | tVDET1 | tVDET1×1.3 | S |
| tVreli | Output delay of release from over-charge | V _{DD} =4V, V-=0V to 1V | 11 | 16 | 21 | ms |
| V _{DET2} | Over-discharge threshold | Detect falling edge of supply voltage | VDET2×0.975 | VDET2 | VDET2×1.025 | V |
| tVDET2 | Output delay of over- discharge | VDD=3.6V to 2.2V | 14 | 20 | 26 | ms |
| tV _{REL2} | Output delay of release from over-discharge | V _{DD} =3V V-=3V to 0V | 0.7 | 1.2 | 1.7 | ms |
| V _{DET3} | Excess discharge-current threshold | Detect rising edge of 'V-' pin voltage | VDET3-0.020 | VDET3 | VDET3+0.020 | V |
| tV _{DET3} | Output delay of excess discharge-current | V _{DD} =3.0V, V-=0V to 1V 6ms type 12ms type | 4 8 | 6 12 | 8 16 | ms |
| tV _{REL3} | Output delay of release from excess discharge-current | V _{DD} =3.0V, V-=3V to 0V | 0.7 | 1.2 | 1.7 | ms |
| V _{DET4} | Excess charge-current threshold | Detect falling edge of 'V-' pin voltage | -0.13 | -0.10 | -0.07 | V |
| tV _{DET4} | Output delay of excess charge-current | V _{DD} =3.0V V-=0V to -1V 8ms type 16ms type 1000ms type | 5 11 700 | 8 16 1000 | 11 21 1300 | ms |
| tVrel4 | Output delay of release from excess charge-current | VDD=3.0V, V-=-1V to 0V | 0.7 | 1.2 | 1.7 | ms |
| Vshort | Short protection voltage | V _{DD} =3.0V | V _{DD} -1.4 | V _{DD} - | V _{DD} -0.8 | V |
| tshort | Output Delay of Short protection | V _{DD} =3.0V, V-=0V to 3V | 250 | 400 | 600 | μs |
| Rshort | Reset resistance for Excess discharge-current protection | V _{DD} =3.6V, V-=1V | 15 | 30 | 45 | kΩ |
| Vih | DS pin "H" input voltage | | VDD-0.5 | | VDD+0.3 | V |
| VIM | DS pin "M" input voltage | V _{DD} =3.6V to 4.4V | 1.2 | | VDD-1.1 | V |
| RDS | DS pin pull-down resistance | VDD=3.6V | 0.5 | 1.3 | 2.5 | ΜΩ |
| Vol1 | Nch ON voltage of Cout | Iol=50μA, V _{DD} =4.5V | | 0.4 | 0.5 | V |
| Voh1 | Pch ON voltage of Cout | Ioh=-50μA, V _{DD} =3.9V | 3.4 | 3.7 | | V |
| Vol2 | Nch ON voltage of Dout | Iol=50μA, V _{DD} =2.0V | | 0.2 | 0.5 | V |
| Voh2 | Pch ON voltage of Dout | Ioh=-50μA, V _{DD} =3.9V | 3.4 | 3.7 | | V |
| Idd | Supply current | V _{DD} =3.9V, V-=0V | | 3.0 | 6.0 | μA |
| Is | Standby current | $V_{DD}=2.0V$ | | | 0.1 | μA |

^{*}Note1: Specified for A version

^{*}Note3: We compensate for this characteristic related to temperature by laser-trim, however, this specification is guaranteed by design, not production tested.



Rev. 0.02 - 6 -

^{*}Note2: Specified for B version

OPERATION

VD1 / Over-Charge Detector

The VD1 monitors V_{DD} pin voltage while charge the battery pack. When the V_{DD} voltage crosses over-charge detector threshold V_{DET1} from a low value to a value higher than the V_{DET1}, the VD1 can sense a over-charging and an external charge control Nch MOSFET turns off with C_{OUT} pin being at "L" level.

To reset the VD1 making the C_{OUT} pin level to "H" again after detecting over-charge, in such conditions that a time when the V_{DD} voltage is down to a level lower than over-charge voltage.

Connecting a kind of loading to V_{DD} after disconnecting a charger from the battery pack when the VDD voltage is lower than Over-charge detector threshold, VD1 can be reset. Output voltage of COUT pin becomes "H", and it makes an external Nch MOSFET turn on, and charge cycle is available. In other words, once over-charge is detected, even the supply voltage becomes low enough, if a charger is continue to be connected to the battery pack, recharge is not possible. Therefore this over-charge detector has no hysteresis. To judge whether or not load is connected, Excess-discharge current detector is used. In other words, by connecting some load, V- pin voltage becomes equal or more than Excess-discharge current detector threshold, and reset Over-charge detecting state.

After detecting over-charge with the VDD voltage of higher than VDET1, connecting system load to the battery pack makes load current allowable through parasitic diode of external charge control FET.

The Cour level would be "H" when the VDD level is down to a level below the VDETI by continuous drawing of load current.

Internal fixed output delay times for over-charge detection and release from over-charge exist. Even when the V_{DD} level becomes a higher level than V_{DET1} if the V_{DD} voltage would be back to a level lower than the V_{DET1} within a time period of the output delay time, VD1 would not output a signal for turning off the charge control FET. Besides, after detecting over-charge, while the V_{DD} is lower than over-charge detector, even if a charger is removed and connect a load, when the voltage is recovered within output delay time of release from over-charge, over-charge state is not released.

A level shifter incorporated in a buffer driver for the Cout pin makes the "L" level of Cout pin to the V - pin voltage and the "H" level of Cout pin is set to VDD voltage with CMOS buffer.

VD2 / Over-Discharge Detector

The VD2 is monitoring a V_{DD} pin voltage. When the V_{DD} voltage crosses the over-discharge detector threshold V_{DET2} from a high value to a value lower than the V_{DET2}, the VD2 can sense an over-discharging and the external discharge control Nch MOSFET turns off with the D_{OUT} pin being at "L" level.

To reset the VD2 with the Dout pin level being "H" again after detecting over discharge, it is necessary to connect a charger to the battery pack. When the VDD voltage stays under over-discharge detector threshold VDET2, charge-current can flow through parasitic diode of an external discharge control MOSFET, then after the VDD voltage comes up to a value larger than VDET2, then, DOUT becomes "H" and discharging process would be able to advance through ON state MOSFET for discharge control. Connecting a charger to the battery pack makes the Dout level being "H" instantaneously when the VDD voltage is higher than VDET2.

When a cell voltage equals to zero, operation varies and depends on the mask version.

A version: the voltage of a charger is equal or more than 0V-charge minimum voltage (Vst) , Cout pin becomes "H" and system allowable to charge

B Version: when the VDD pin voltage is equal or lower than charge inhibitory maximum voltage (Vnochg), even a charger is connected to a battery pack, COUT pin is stacked at "L" and charge current cannot flow.

An output delay time for over-discharge detection is fixed internally. When the V_{DD} level is down to a lower level than V_{DET2} if

RIGOH

Rev. 0.02 - 7 -

the V_{DD} voltage would be back to a level higher than the V_{DET2} within a time period of the output delay time, VD2 would not output a signal for turning off the discharge control FET. Output delay time for release from over-discharge is also set typically at 1.2ms.

After detecting of over-discharge by VD2, supply current would be reduced to maximum $0.1\mu A$ at $V_{DD}=2.0V$ and be into standby by halting all circuits and consumption current of IC itself is minimized.

The output type of D_{OUT} pin is CMOS having "H" level of V_{DD} and "L" level of V_{SS} .



Rev. 0.02 - 8 -

VD3 /Excess discharge-current Detector, Short Circuit Protector

Both of the excess current detector and short circuit protection can work when the both of control FETs are in "ON" state. When the V- pin voltage is up to a value between the short protection voltage Vshort /V_{DD} and excess discharge-current threshold V_{DET3} (Typically VDD-1.1V), VD3 operates and further soaring of V- pin voltage higher than Vshort makes the short circuit protector enabled. This leads the external discharge control Nch MOSFET turns off with the Dout pin being at "L" level.

An output delay time for the excess discharge-current detector is internally fixed.

A quick recovery of V- pin level from a value between Vshort and VDET3 within the delay time keeps the discharge control FET staying "H" state. Output delay time for Release from excess discharge-current detection is also set at typically 1.2ms.

When the short circuit protector is enabled, the Dout would be "L" and its delay time would be typically 400 µs.

The V - pin has a built-in pulled down resistor, typically $30k\Omega$, with connecting to the Vss pin.

After an excess discharge-current or short circuit protection is detected, removing a cause of excess discharge-current or external short circuit makes an external discharge control FET to an "ON" state automatically with the V- pin level being down to the Vss level through built-in pulled down resistor. The reset resistor of excess discharge-current is off at normal state. Only when detecting excess discharge-current or short circuit, the resistor is on.

Output delay time of excess discharge-current is set shorter than the delay time for over-discharge detector. Therefore, if VDD voltage would be lower than VDET2 at the same time as the excess discharge-current is detected, the R5426xxxxxx is at excess discharge-current detection mode. By disconnecting a load, VD3 is automatically released from excess discharge-current.

VD4/ Excess charge-current detector

When the battery pack is chargeable and discharge is also possible, VD4 senses V- pin voltage. For example, if the battery pack is charged by an inappropriate charger, excess current flows, then the voltage of V- pin becomes equal or less than excess charge-current detector threshold. Then, the output of COUT becomes "L", and prevents from flowing excess current in the circuit by turning off the external Nch MOSFET.

Output delay of excess charge current is internally fixed. Even the voltage level of V- pin becomes equal or lower than excess charge-current detector threshold, the voltage is higher than the VD4 threshold within the delay time, excess charge-current state is not detected.

VD4 can be released by disconnecting a charger and setting a load.

DS(Delay Shorten) function

Output delay time of over-charge, over-discharge, excess discharge-current, excess charge-current, and release from those detecting modes can be shorter than those setting value by forcing VDD voltage to DS pin.

By forcing the specified middle range voltage to DS pin, Output Delay Circuit can be disabled. Therefore, under this condition, when over-charge or excess charge current is detected, output level can be checked without delay.

 $1.3M\Omega$ pull-down resistor is connected between DS pin and Vss internally.


At the normal operation, DS pin should be at no connection state.



Rev. 0.02 - 9 -


■ TIMING CHART

1. Over-charge, Excess charge Current Operation




Rev. 0.02 - 10 -

2. Over discharge, Excess discharge current, Short circuit operation



Rev. 0.02 - 11 -

■ TYPICAL APPLICATION



APPLICATION HINTS

R1 and C1 will stabilize a supply voltage to the R5426xxxxxx. A recommended R1 value is less than $1k\Omega$. A larger value of R1 leads higher detection voltage, makes some errors, because of shoot through current flown in the R5426xxxxxx.

R1 and R2 can operate also as parts for current limit circuit against reverse charge or applying a charger with excess charging voltage to the R5426xxxxxx, battery pack. Small value of R1 and R2 may cause over-power consumption rating of power dissipation of the R5426xxxxx. Therefore, total value of 'R1+R2' should be equal or more than $1k\Omega$.

On the other hand, if large value of R2 is set, release from over-discharge by connecting a charger might not be possible. Recommended R2 value is equal or less than $30k\Omega$.

Rev. 0.02 - 12 -