



P-Channel 30-V (D-S) MOSFET

CHARACTERISTICS

- P-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS


- · Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

DESCRIPTION

The attached spice model describes the typical electrical characteristics of the p-channel vertical DMOS. The subcircuit model schematic is extracted and optimized over the -55 to 125° C temperature ranges under the pulsed 0-to-5V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched $C_{\rm gd}$ model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

Document Number: 70986 www.vishay.com 17-Apr-01 1

SPICE Device Model Si4425DY

Vishay Siliconix



SPECIFICATIONS (T _J = 25°C UNLESS OTHERWISE NOTED)				
Parameter	Symbol	Test Conditions	Typical	Unit
Static				
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	2.1	V
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \le -5 \text{ V}, V_{GS} = -10 \text{ V}$	382	Α
Drain-Source On-State Resistance ^a	r _{DS(on)}	$V_{GS} = -10 \text{ V}, I_D = -11 \text{ A}$	0.009	Ω
		$V_{GS} = -4.5 \text{ V}, I_D = -8.5 \text{ A}$	0.016	
Forward Transconductance ^a	9 _{fs}	$V_{DS} = -15 \text{ V}, I_{D} = -11 \text{ A}$	30	S
Diode Forward Voltage ^a	V _{SD}	$I_{S} = -2.1 \text{ A}, V_{GS} = 0 \text{ V}$	0.80	V
Dynamic ^b				
Total Gate Charge	Qg	$V_{DS} = -15 \text{ V}, V_{GS} = -10 \text{ V}, I_D = -11 \text{ A}$	74	nC
Gate-Source Charge	Q_{gs}		18	
Gate-Drain Charge	Q_{gd}		13	
Turn-On Delay Time	t _{d(on)}	$V_{DD} = -15 \text{ V, } R_L = 15 \Omega$ $I_D \cong -1 \text{ A, } V_{GEN} = -10 \text{ V, } R_G = 6 \Omega$ $I_F = -2.1 \text{ A, } di/dt = 100 \text{ A/}\mu\text{s}$	16	ns
Rise Time	t _r		28	
Turn-Off Delay Time	$t_{d(off)}$		53	
Fall Time	t _f		99	
Source-Drain Reverse Recovery Time	t _{rr}		43	


Notes


www.vishay.com Document Number: 70986 17-Apr-01


a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2% b. Guaranteed by design, not subject to production testing





COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)














Note: Dots and squares represent measured data.

Document Number: 70986 www.vishay.com 17-Apr-01 3