SN8A1500 Series

USER'S MANUAL

General Release Specification

SN8A1506A SN8A1507A

SONIX 8-Bit Micro-Controller

SONIX reserves the right to make change without further notice to any products herein to improve reliability, function or design. SONIX does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. SONIX products are not designed, intended, or authorized for us as components in systems intended, for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SONIX product could create a situation where personal injury or death may occur. Should Buyer purchase or use SONIX products for any such unintended or unauthorized application. Buyer shall indemnify and hold SONIX and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that SONIX was negligent regarding the design or manufacture of the part.



AMENDENT HISTORY

Version	Date	Description
VER 1.90	Sep. 2002	V1.90 first issue



Table of Contents

AMENDENT HISTORY	2
PRODUCT OVERVIEW	9
GENERAL DESCRIPTION	
SELECTION TABLE	
SN8A1506A/SN8A1507A FEATURES	
SYSTEM BLOCK DIAGRAM	
PIN ASSIGNMENT	
PIN DESCRIPTIONS	
PIN CIRCUIT DIAGRAMS	13
2 ADDRESS SPACES	
PROGRAM MEMORY (ROM)	14
OVERVIEW	14
USER RESET VECTOR ADDRESS (0000H)	
INTERRUPT VECTOR ADDRESS (0008H)	
GENERAL PURPOSE PROGRAM MEMORY AREA	
LOOKUP TABLE DESCRIPTION	
JUMP TABLE DESCRIPTION	
DATA MEMORY (RAM)	
OVERVIEW	
WORKING REGISTERS	
H, L REGISTERS	
Y, Z REGISTERSX REGISTERS	
R REGISTERS	
PROGRAM FLAG	
CARRY FLAG	
DECIMAL CARRY FLAG	
ZERO FLAG	
ACCUMULATOR	
, (000m02, (101, mm)	20



STACK OPERATIONS	
	27
OVERVIEW	27
STACK REGISTERS	28
STACK OPERATION EXAMPLE	29
PROGRAM COUNTER	30
ONE ADDRESS SKIPPING	31
MULTI-ADDRESS JUMPING	32
ADDRESSING MODE	33
OVERVIEW	33
IMMEDIATE ADDRESSING MODE	33
DIRECTLY ADDRESSING MODE	33
INDIRECTLY ADDRESSING MODE	33
TO ACCESS DATA in RAM BANK 0	34
SYSTEM REGISTER	
OVERVIEW	35
SYSTEM REGISTER ARRANGEMENT (BANK 0)	35
BYTES of SYSTEM REGISTER	35
BITS of SYSTEM REGISTER	36
BITS of SYSTEM REGISTER	38
BITS of SYSTEM REGISTERSYSTEM REGISTER DESCRIPTION	38 38
BITS of SYSTEM REGISTER SYSTEM REGISTER DESCRIPTION L – Working Register	38 38 39
BITS of SYSTEM REGISTER SYSTEM REGISTER DESCRIPTION L – Working Register H – Working Register	38 38 39 40
BITS of SYSTEM REGISTER SYSTEM REGISTER DESCRIPTION. L – Working Register. H – Working Register. R – Working Register.	38 38 39 40 41
BITS of SYSTEM REGISTER SYSTEM REGISTER DESCRIPTION. L – Working Register. H – Working Register. R – Working Register. Z – Working Register.	38 38 39 40 41 42
BITS of SYSTEM REGISTER SYSTEM REGISTER DESCRIPTION. L – Working Register. H – Working Register R – Working Register Z – Working Register. Y – Working Register.	38 39 40 41 42 43
BITS of SYSTEM REGISTER SYSTEM REGISTER DESCRIPTION. L – Working Register. H – Working Register. Z – Working Register. Y – Working Register. X – Working Register. PFLAG – Working Register. PUR – Port Pull-up Resistor Register.	38 39 40 41 42 43 44
BITS of SYSTEM REGISTER SYSTEM REGISTER DESCRIPTION L – Working Register H – Working Register Z – Working Register Y – Working Register X – Working Register PFLAG – Working Register PFLAG – Port Pull-up Resistor Register PEDGE – Port 0, Port 1 Edge Register	38 39 40 41 42 43 45 46
BITS of SYSTEM REGISTER SYSTEM REGISTER DESCRIPTION. L – Working Register H – Working Register Z – Working Register Y – Working Register Y – Working Register X – Working Register PFLAG – Working Register PFLAG – Port Pull-up Resistor Register PEDGE – Port 0, Port 1 Edge Register P1W – Port 1 Wakeup Function Register	38 39 40 41 42 43 44 45 46 47
BITS of SYSTEM REGISTER SYSTEM REGISTER DESCRIPTION L – Working Register H – Working Register Z – Working Register Y – Working Register X – Working Register X – Working Register PFLAG – Working Register PUR – Port Pull-up Resistor Register PEDGE – Port 0, Port 1 Edge Register P1W – Port 1 Wakeup Function Register P1M – Port 1 Input/Output Direction Register	38 39 40 41 42 43 44 45 46 47 48
BITS of SYSTEM REGISTER SYSTEM REGISTER DESCRIPTION. L – Working Register H – Working Register Z – Working Register Y – Working Register Y – Working Register X – Working Register PFLAG – Working Register PFLAG – Port Pull-up Resistor Register PEDGE – Port 0, Port 1 Edge Register P1W – Port 1 Wakeup Function Register	38 39 40 41 42 43 45 46 47 48 49



	P5M – Port 5 Input/Output Direction Register	. 51
	INTRQ – Interrupt Request Flag Register	. 52
	INTEN – Interrupt Request Control Register	. 53
	OSCM – Oscillator Register	. 54
	TC0R – TC0 Reload Data Register	. 55
	PCL – Program Counter Low Byte Register	. 56
	PCH – Program Counter High Byte Register	. 57
	P0 – Port 0 Data Register	. 58
	P1 – Port 1 Data Register	. 59
	P2 – Port 2 Data Register	. 60
	P4 – Port 4 Data Register	. 61
	P5 – Port 5 Data Register	. 62
	T0M – T0 Basic Timer Register	. 63
	T0C – T0 Timer's Counting Register	. 64
	TC0M – TC0 Timer Counter Register	. 65
	TC0C – TC0 Timer's Counting Register	. 66
	STKP – Stack Pointer Register	. 67
	@HL – Index Data Buffer Register	. 68
	@YZ – Index Data Buffer Register	. 69
	POWER ON RESET	. 70
	OVERVIEW	. 70
E	OVERVIEWEXTERNAL RESET DESCRIPTION	. 70 . 71
E	OVERVIEW	. 70 . 71 . 72
	OVERVIEW EXTERNAL RESET DESCRIPTIONOW VOLTAGE DETECTOR (LVD) DESCRIPTION	. 70 . 71 . 72
	OVERVIEW EXTERNAL RESET DESCRIPTION	. 70 . 71 . 72 . 73
	OVERVIEW EXTERNAL RESET DESCRIPTIONOW VOLTAGE DETECTOR (LVD) DESCRIPTION	. 70 . 71 . 72 . 73 . 73
	OVERVIEW EXTERNAL RESET DESCRIPTION OW VOLTAGE DETECTOR (LVD) DESCRIPTION OSCILLATORS OVERVIEW CLOCK BLOCK DIAGRAM OSCM REGISTER DESCRIPTION	. 70 . 71 . 72 . 73 . 73 . 74
	OVERVIEW	. 70 . 71 . 72 . 73 . 73 . 74 . 75
	OVERVIEW	. 70 . 71 . 72 . 73 . 73 . 74 . 75
	OVERVIEW	. 70 . 71 . 72 . 73 . 73 . 74 . 75 . 75
	OVERVIEW OW VOLTAGE DETECTOR (LVD) DESCRIPTION OSCILLATORS OVERVIEW CLOCK BLOCK DIAGRAM OSCM REGISTER DESCRIPTION EXTERNAL HIGH-SPEED OSCILLATOR OSCILLATOR MODE CODE OPTION OSCILLATOR DEVIDE BY 2 CODE OPTION	. 70 . 71 . 72 . 73 . 73 . 74 . 75 . 75 . 75



	External RC Oscillator Frequency Measurement	. 77
	INTERNAL LOW-SPEED OSCILLATOR	. 78
	SYSTEM MODE DESCRIPTION	79
	OVERVIEW	79
	NORMAL MODE	79
	SLOW MODE	79
	GREEN MODE	79
	POWER DOWN MODE	. 79
	SYSTEM MODE CONTROL	80
	SN8A1500 SYSTEM MODE BLOCK DIAGRAM	. 80
	SYSTEM MODE SWITCHING	81
	WAKEUP TIME	83
	OVERVIEW	83
	HARDWARE WAKEUP	83
1	TIMERS COUNTERS	. 85
	WATCHDOG TIMER (WDT)	85
	WATCHDOG TIMER (WDT)BASIC TIMER 0 (T0)	
	WATCHDOG TIMER (WDT) BASIC TIMER 0 (T0)	86
	BASIC TIMER 0 (T0)	86 86
	BASIC TIMER 0 (T0)	86 86 86
	BASIC TIMER 0 (T0)	86 86 86 87
	BASIC TIMER 0 (T0)	86 86 86 87 88
	BASIC TIMER 0 (T0)	86 86 86 87 88 89
	BASIC TIMER 0 (T0)	86 86 86 87 88 89
	BASIC TIMER 0 (T0)	. 86 . 86 . 87 . 88 . 89 . 89
	BASIC TIMER 0 (T0)	86 86 87 88 89 89 90
	BASIC TIMER 0 (T0) OVERVIEW TOM REGISTER DESCRIPTION TOC COUNTING REGISTER TO BASIC TIMER OPERATION SEQUENCE TIMER COUNTER 0 (TC0) OVERVIEW TCOM MODE REGISTER TCOC COUNTING REGISTER	86 86 87 88 89 89 90 91
	BASIC TIMER 0 (T0)	86 86 87 88 89 90 91 92
	BASIC TIMER 0 (T0) OVERVIEW	86 86 87 88 89 90 91 92 93
	BASIC TIMER 0 (T0) OVERVIEW	86 86 87 88 89 90 91 92 93 95
	BASIC TIMER 0 (T0) OVERVIEW	86 86 87 88 89 90 91 92 93 95 96
	BASIC TIMER 0 (T0) OVERVIEW	86 86 87 88 89 90 91 92 93 95 96 98



8 INTERRUPT	100
OVERVIEW	100
INTEN INTERRUPT ENABLE REGISTER	100
INTRQ INTERRUPT REQUEST REGISTER	101
INTERRUPT OPERATION DESCRIPTION	102
GIE GLOBAL INTERRUPT OPERATION	102
INTO (P0.0) INTERRUPT OPERATION	103
INT1 (P0.1) INTERRUPT OPERATION	104
INT2 (P0.2) INTERRUPT OPERATION	105
TO INTERRUPT OPERATION	106
TC0 INTERRUPT OPERATION	107
MULTI-INTERRUPT OPERATION	108
9 //o PORT	100
OVERVIEW	109
I/O PORT FUNCTION TABLE	
I/O PORT MODE	
PULL-UP RESISTOR	
I/O PORT DATA REGISTER	113
10 PCB LAYOUT NOTICE	115
POWER CIRCUIT	115
The right placement of bypass capacitors in single VDD case	
The right placement of bypass capacitors in multiple VDD case	
GENERAL PCB POWER LAYOUT	
EXTERNAL OSCILLATOR CIRCUIT	
Crystal/Ceramic Resonator Oscillator Circuit	
RC Type Oscillator Circuit	
EXTERNAL RESET CIRCUIT	120



11	CODE OPTION TABLE	121
12	CODING ISSUE	122
TEMPLAT	E CODE	122
	CLARATION IN ASSEMBLER M CHECK LIST	
	INSTRUCTION SET TABLE	
17	ELECTRICAL CHARACTERISTIC	128
ABSOLUT	ΓΕ MAXIMUM RATING	128
	RD ELECTRICAL CHARACTERISTIC	128
	PACKAGE INFORMATION	129
	'IN	
P-DIP 40 F	PIN	130

PRODUCT OVERVIEW

GENERAL DESCRIPTION

The SN8A1500 is a series of 8-bit micro-controller including SN8A1506A and SN8A1507A. This series is utilized with CMOS technology fabrication and featured with low power consumption and high performance by its unique electronic structure.

These chips are designed with the excellent IC structure including the large program memory MASK ROM, the massive data memory RAM, one 8-bit basic timer (T0), one 8-bit timer counters (TC0), a watchdog timer, up to five interrupt sources (T0, TC0, INT0, INT1, INT2), one channel PWM output (PWM0), one channel buzzer output (BZ0) and 8-level stack buffers.

Besides, the user can choose desired oscillator configurations for the controller. There are four oscillator configurations to select for generating system clock, including High/Low Speed crystal, ceramic resonator or cost-saving RC. SN8A1500 series also includes an internal RC oscillator for slow mode controlled by programming.

SELECTION TABLE

OLUD.	2011			Timer			PWI	PWM	Wakeup	Dookogo			
CHIP	ROM	RAM	Stack		TC0	TC1	1/0	I/O ADC	DAC	Buzzer	SIO	Pin no.	Package
SN8A1506A	4150.40			٧	٧		32			1		9	DIP40
SN8A1507A	4K*16	112	8	٧	٧		35			1		11	QFP44

Table 1-1. Selection Table of SN8A1500



SN8A1506A/SN8A1507A FEATURES

Memory configuration

OTP ROM size: 4K * 16 bits. RAM size: 112 * 8 bits

 I/O pin configuration (SN8A1506A 32 pins, SN8A1507A total 35 pins)

Input only: P0

Bi-directional: P1, P2, P4, P5

Wakeup: P0, P1

Pull-up resisters: P0, P1, P2, P4, P5

External interrupt: P0

An 8-bit basic timer. (T0).

♦ One 8-bit timer counter. (TC0).

♦ 60 powerful instructions

Four clocks per instruction cycle
All of instructions are one word length.
Most of instructions are one cycle only.
Maximum instruction cycle is two.
All ROM area JMP instruction.
All ROM area lookup table function (MOVC)
Support hardware multiplier (MUL).

Five interrupt sources

Four internal interrupts: T0, TC0. Three external interrupts: INT0, INT1, INT2.

- On chip watchdog timer.
- Eight levels stack buffer.
- One channel PWM output. (PWM0)
- ♦ One channel Buzzer output. (BZ0)
- Dual clock system offers four operating modes

External high clock: RC type up to 10 MHz
External high clock: Crystal type up to 16 MHz
Internal low clock: RC type 16KHz(3V), 32KHz(5V)
Normal mode: Both high and low clock active

Slow mode: Low clock only

Sleep mode: Both high and low clock stop Green mode: Periodical wakeup by timer

Package (Chip form support)

PDIP 40 pins (SN8A1506A) QFP 44 pins (SN8A1507A)



SYSTEM BLOCK DIAGRAM




Figure 1-1.Simplified System Block Diagram



PIN ASSIGNMENT


Part Number Description: SN8A15XXAY

 $\underline{Y} = Q: QFP, P: PDIP$

SN8A1506A (P-DIP 40PIN)

				-
P1.0	1	U	40	P1.1
P0.2/INT2	2		39	P1.2
P0.1/INT1	3		38	P1.3
P0.0/INT0	4		37	VDD
RST	5		36	VSS
P5.7	6		35	XIN
P5.6	7		34	XOUT
P5.5	8		33	P1.4
P5.4/BZ0/PWM0	9		32	P1.5
P5.3	10		31	P2.0
P5.2	11		30	P2.1
P5.1	12		29	P2.2
P5.0	13		28	P2.3
P4.7	14		27	P2.4
VDD	15		26	P2.5
VSS	16		25	VDD
P4.6	17		24	P2.6
P4.5	18		23	P4.0
P4.4	19		22	P4.1
P4.3	20		21	P4.2
·	SN	8A15	O6AP	•

SN8A1507A (QFP 44PIN)






PIN DESCRIPTIONS

PIN NAME	TYPE	DESCRIPTION
VDD, VSS	Р	Power supply input pins.
RST	I	System reset inputs pin. Schmitt trigger structure, active "low", normal stay to "high".
XIN, XOUT	I, O	External oscillator pins.
P0.0 / INT0	I	Port 0.0 and INT0 trigger pin with wakeup function (Schmitt trigger structure).
		Built-in pull-up resisters.
P0.1 / INT1	I	Port 0.1 and INT1 trigger pin with wakeup function (Schmitt trigger structure).
		Built-in pull-up resisters.
P0.2 / INT2	I	Port 0.2 and INT2 trigger pin with wakeup function (Schmitt trigger structure).
		Built-in pull-up resisters.
P1.0 ~ P1.7	I/O	Port 1.0~ Port 1.7 bi-direction pins, all port 1 with wakeup function.
		Built-in pull-up resisters.
P2.0 ~ P2.7	I/O	Port 2.0 ~ Port 2.7 bi-direction pins.
		Built-in pull-up resisters.
P4.0 ~ P4.7	I/O	Port 4.0 ~ Port 4.7 bi-direction pins.
		Built-in pull-up resisters.
P5.4/BZ0/PWM0	I/O	Port 5.4 bi-direction pin, TC0 ÷ 2 signal for buzzer output pin or PWM0 output pin.
		Built-in pull-up resisters.
P5.0 ~ P5.7	I/O	Port 5.0 ~ Port 5.7 bi-direction pins.
		Built-in pull-up resisters.

Table 1-2. SN8A1500 Pin Description

PIN CIRCUIT DIAGRAMS






Figure 1-2. Pin Circuit Diagram

> Note: All of the latch output circuits are push-pull structures.



2 ADDRESS SPACES

PROGRAM MEMORY (ROM)

OVERVIEW

ROM Maps for SN8A1500 devices provide 4K x 16-bit OTP memory that programmable for user. The SN8A1500 program memory is able to fetch instructions through 12-bit wide PC (Program Counter) and can look up ROM data by using ROM code registers (R, X, Y, Z). In standard configuration, the device's 4096 x 16-bit program memory has four areas:

- 1-word reset vector addresses
- 1-word Interrupt vector addresses
- 5-word reserved area
- 4K words general purpose area

All of the program memory is partitioned into two coding areas, located from 0000H to 0008H and from 0009H to 0FFEH. The former area is assigned for executing reset vector and interrupt vector. The later area is for storing instruction's OP-code and lookup table's data. User's program is in the last area (0010H~0FFEH).

	ROM	
0000H	Reset vector	User reset vector
0001H		Jump to user start address
0002H	General purpose area	Jump to user start address
0003H		Jump to user start address
0004H		
0005H	Reserved	
0006H		
0007H	_	
H8000	Interrupt vector	User interrupt vector
0009H		User program
000FH	0	
0010H	General purpose area	
0011H		
•		
OFFEH		End of user program
OFFFH	Boomrad	End of user program
UFFFH	Reserved	

Figure 2-1. ROM Address Structure



USER RESET VECTOR ADDRESS (0000H)

A 1-word vector address area is used to execute system reset. After power on reset or watchdog timer overflow reset, then the chip will restart the program from address 0000h and all system registers will be set as default values. The following example shows the way to define the reset vector in the program memory.

Example: After power on reset, external reset active or reset by watchdog timer overflow.

CHIP SN8A1507A

ORG ; 0000H

JMP START ; Jump to user program address.

: 0001H ~ 0007H are reserved

ORG 10H

START: ; 0010H, The head of user program.

; User program

ENDP ; End of program

INTERRUPT VECTOR ADDRESS (0008H)

A 1-word vector address area is used to execute interrupt request. If any interrupt service is executed, the program counter (PC) value is stored in stack buffer and points to 0008h of program memory to execute the vectored interrupt. Users have to define the interrupt vector. The following example shows the way to define the interrupt vector in the program memory.

Example 1: This demo program includes interrupt service routine and the user program is behind the interrupt service routine.

CHIP SN8A1507A

ORG : 0000H

JMP START ; Jump to user program address.

: 0001H ~ 0007H are reserved

ORG : Interrupt service routine

BOXCH A, ACCBUF ; B0XCH doesn't change C, Z flag ; Push 80H ~ 87H system registers **PUSH**

POP ; Pop 80H ~ 87H system registers

BOXCH A, ACCBUF

RETI ; End of interrupt service routine

; User program

START: ; The head of user program.

JMP START ; End of user program

ENDP ; End of program



CHID CNOA4EO7A

Example 2: The demo program includes interrupt service routine and the address of interrupt service routine is in a special address of general-purpose area.

CHIP SN8A1507A	ORG JMP	0 START	; 0000H ; Jump to user program address. ; 0001H ~ 0007H are reserved
	ORG JMP	08 MY_IRQ	; 0008H, Jump to interrupt service routine address
START:	ORG	10H	; 0010H, The head of user program. ; User program
	JMP	START	; End of user program
MY_IRQ:	B0XCH PUSH	A, ACCBUF	;The head of interrupt service routine ; B0XCH doesn't change C, Z flag ; Push 80H ~ 87H system registers
	POP B0XCH RETI	A, ACCBUF	; Pop 80H ~ 87H system registers ; End of interrupt service routine
	ENDP		; End of program

- Remark: It is easy to get the rules of SONIX program from demo programs given above. These points are as following.
 - 1. The address 0000H is a "JMP" instruction to make the program go to general-purpose ROM area. The 0004H~0007H are reserved. Users have to skip 0004H~0007H addresses. It is very important and necessary.
- 2. The interrupt service starts from 0008H. Users can put the whole interrupt service routine from 0008H (Example1) or to put a "JMP" instruction in 0008H then place the interrupt service routine in other general-purpose ROM area (Example2) to get more modularized coding style.



GENERAL PURPOSE PROGRAM MEMORY AREA

The 4089-word at ROM locations 0010H~0FFEH are used as general-purpose memory. The area is stored instruction's op-code and look-up table data. The SN8A1500 includes jump table function by using program counter (PC) and look-up table function by using ROM code registers (R, X, Y, Z).

The boundary of program memory is separated by the high-byte program counter (PCH) every 100H. In jump table function and look-up table function, the program counter can't leap over the boundary by program counter automatically. Users need to modify the PCH value to "PCH+1" as the PCL overflow (from 0FFH to 000H).

LOOKUP TABLE DESCRIPTION

In the ROM's data lookup function, the X register is pointed to the highest 8-bit, Y register to the middle 8-bit and Z register to the lowest 8-bit data of ROM address. After MOVC instruction is executed, the low-byte data of ROM then will be stored in ACC and high-byte data stored in R register.

○ Example: To look up the ROM data located "TABLE1".

	B0MOV B0MOV MOVC	Y, #TABLE1\$M Z, #TABLE1\$L	; To set lookup table1's middle address ; To set lookup table1's low address. ; To lookup data, R = 00H, ACC = 35H
	INCMS JMP INCMS NOP	Z @F Y	; Increment the index address for next address ; Z+1 ; Not overflow ; Z overflow (FFH → 00), → Y=Y+1 ; Not overflow
@@:	MOVC		; To lookup data, R = 51H, ACC = 05H.
TABLE1:	DW DW DW	0035H 5105H 2012H	; ; To define a word (16 bits) data. ; " ; "

- CAUSION: The Y register can't increase automatically if Z register cross boundary from 0xFF to 0x00. Therefore, user must take care such situation to avoid loop-up table errors. If Z register overflow, Y register must be added one. The following INC_YZ macro shows a simple method to process Y and Z registers automatically.
- Note: Because the program counter (PC) is only 12-bit, the X register is useless in the application. Users can omit "B0MOV X, #TABLE1\$H". SONIX ICE support more larger program memory addressing capability. So make sure X register is "0" to avoid unpredicted error in loop-up table operation.
- Example: INC_YZ Macro

INC_YZ	MACRO INCMS JMP	Z @F	; Z+1 ; Not overflow
@ @ ·	INCMS NOP	Υ	; Y+1 ; Not overflow
@@:	ENDM		



The other coding style of loop-up table is to add Y or Z index register by accumulator. Be careful if carry happen. Refer following example for detailed information:

Example: Increase Y and Z register by B0ADD/ADD instruction

B0MOV Y, #TABLE1\$M ; To set lookup table's middle address. B0MOV Z, #TABLE1\$L ; To set lookup table's low address.

B0MOV A, BUF ; Z = Z + BUF.

BOADD Z, A

B0BTS1 FC ; Check the carry flag.

JMP GETDATA ; FC = 0 INCMS Y ; FC = 1. Y+1.

NOP

GETDATA: ; ; To lookup data. If BUF = 0, data is 0x0035

; If BUF = 1, data is 0x5105

; If BUF = 2, data is 0x2012

:

TABLE1: DW 0035H ; To define a word (16 bits) data.

DW 5105H ; " DW 2012H ; "



JUMP TABLE DESCRIPTION

The jump table operation is one of multi-address jumping function. Add low-byte program counter (PCL) and ACC value to get one new PCL. The new program counter (PC) points to a series jump instructions as a listing table. The way is easy to make a multi-stage program.

When carry flag occurs after executing of "ADD PCL, A", it will not affect PCH register. Users have to check if the jump table leaps over the ROM page boundary or the listing file generated by SONIX assembly software. If the jump table leaps over the ROM page boundary (e.g. from xxFFH to xx00H), move the jump table to the top of next program memory page (xx00H). Here one page mean 256 words.

○ Example: If PC = 0323H (PCH = 03H, PCL = 23H)

```
ORG
            0X0100
                            ; The jump table is from the head of the ROM boundary
BOADD
            PCL. A
                            ; PCL = PCL + ACC, the PCH can't be changed.
JMP
            A0POINT
                             ; ACC = 0, jump to A0POINT
JMP
            A1POINT
                             ; ACC = 1, jump to A1POINT
JMP
            A2POINT
                             ; ACC = 2, jump to A2POINT
JMP
            A3POINT
                             ; ACC = 3, jump to A3POINT
```

In following example, the jump table starts at 0x00FD. When execute B0ADD PCL, A. If ACC = 0 or 1, the jump table points to the right address. If the ACC is larger then 1 will cause error because PCH doesn't increase one automatically. We can see the PCL = 0 when ACC = 2 but the PCH still keep in 0. The program counter (PC) will point to a wrong address 0x0000 and crash system operation. It is important to check whether the jump table crosses over the boundary (xxFFH to xx00H). A good coding style is to put the jump table at the start of ROM boundary (e.g. 0100H).

○ Example: If "jump table" crosses over ROM boundary will cause errors.

ROM Address

```
0X00FD
            BOADD
                       PCL, A
                                       ; PCL = PCL + ACC, the PCH can't be changed.
                       A0POINT
            JMP
                                       ACC = 0
0X00FE
                                       ACC = 1
0X00FF
            JMP
                       A1POINT
0X0100
            JMP
                       A2POINT
                                       ACC = 2
                                                 ← jump table cross boundary here
0X0101
            JMP
                       A3POINT
                                       : ACC = 3
```

SONIX provides a macro for safe jump table function. This macro will check the ROM boundary and move the jump table to the right position automatically. The side effect of this macro is maybe wasting some ROM size. Notice the maximum jmp table number for this macro is limited under 254.

```
@JMP_A MACRO VAL
IF (($+1)!& 0XFF00)!!= (($+(VAL))!& 0XFF00)
JMP ($|0XFF)
ORG ($|0XFF)
ENDIF
ADD PCL, A
ENDM
```

Note: "VAL" is the number of the jump table listing number.



○ Example: "@JMP_A" application in SONIX macro file called "MACRO3.H".

B0MOV	A, BUF0	; "BUF0" is from 0 to 4.
@JMP_A	5	; The number of the jump table listing is five.
JMP	A0POINT	; If ACC = 0, jump to A0POINT
JMP	A1POINT	; ACC = 1, jump to A1POINT
JMP	A2POINT	; ACC = 2, jump to A2POINT
JMP	A3POINT	; ACC = 3, jump to A3POINT
JMP	A4POINT	; ACC = 4, jump to A4POINT

If the jump table position is from 00FDH to 0101H, the "@JMP_A" macro will make the jump table to start from 0100h.



DATA MEMORY (RAM)

OVERVIEW

The SN8A1500 has internally built-in the huge data memory up to 256 bytes (Not available on SN8A1502) for storing the general-purpose data.

- 112 * 8-bit general purpose area in bank 0
- 128 * 8-bit system register area

The user can program RAM bank selection bits of RBANK register to access all data in any of the two RAM banks. The bank 0, using the first 112-byte location assigned as general-purpose area, and the remaining 128-byte in bank 0 as system register.




Figure 2-2. RAM Location of SN8A1500

- > Note:1. RAM address 070H~07FH are reserved for system, user can't use it or the system will fail.
 - 2. The undefined locations of system register area are logic "high" after executing read instruction "MOV A, M".



WORKING REGISTERS

The locations 80H to 85H of RAM bank 0 in data memory stores the specially defined registers such as register H, L, R, X, Y, Z, respectively shown in the following table. These registers can use as the general purpose of working buffer and be used to access ROM's and RAM's data. For instance, all of the ROM's table can be looked-up with R, X, Y and Z registers. The data of RAM memory can be indirectly accessed with H, L, Y and Z registers.

	80H	81H	82H	83H	84H	85H	
RAM	L	Н	R	Z	Υ	X	
	R/W	R/W	R/W	R/W	R/W	R/W	

H, L REGISTERS

The H and L are 8-bit register with two major functions. One is to use the registers as working register. The other is to use the registers as data pointer to access RAM's data. The @HL that is data point_0 index buffer located at address E6H in RAM bank_0. It employs H and L registers to addressing RAM location in order to read/write data through ACC. The Lower 4-bit of H register is pointed to RAM bank number and L register is pointed to RAM address number, respectively. The higher 4-bit data of H register is truncated in RAM indirectly access mode.

H initial value = 0000 0000

081H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Н	HBIT7	HBIT6	HBIT5	HBIT4	HBIT3	HBIT2	HBIT1	HBIT0
	R/W							

L initial value = 0000 0000

080H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
L	LBIT7	LBIT6	LBIT5	LBIT4	LBIT3	LBIT2	LBIT1	LBIT0
	R/W							

⊃ Example: If want to read a data from RAM address 20H of bank_0, it can use indirectly addressing mode to access data as following.

B0MOV H, #00H ; To set RAM bank 0 for H register B0MOV L, #20H ; To set location 20H for L register B0MOV A, @HL ; To read a data into ACC

⊃ Example: Clear general-purpose data memory area of bank 0 using @HL register.

CLR H ; H = 0, bank 0

MOV A, #07FH

B0MOV L, A ; L = 7FH, the last address of the data memory area CLR HL BUF:

CLR @HL ; Clear @HL to be zero

DECMS L ; L - 1, if L = 0, finish the routine

JMP CLR HL BUF ; Not zero

CLR @HL

END_CLR: ; End of clear general purpose data memory area of bank 0

. .



Y, Z REGISTERS

The Y and Z registers are the 8-bit buffers. There are three major functions of these registers. First, Y and Z registers can be used as working registers. Second, these two registers can be used as data pointers for @YZ register. Third, the registers can be address ROM location in order to look-up ROM data.

Y initial value = 0000 0000

084H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Υ	YBIT7	YBIT6	YBIT5	YBIT4	YBIT3	YBIT2	YBIT1	YBIT0
	R/W							

Z initial value = 0000 0000

083H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Z	ZBIT7	ZBIT6	ZBIT5	ZBIT4	ZBIT3	ZBIT2	ZBIT1	ZBIT0
	R/W							

The @YZ that is data point_1 index buffer located at address E7H in RAM bank 0. It employs Y and Z registers to addressing RAM location in order to read/write data through ACC. The Lower 4-bit of Y register is pointed to RAM bank number and Z register is pointed to RAM address number, respectively. The higher 4-bit data of Y register is truncated in RAM indirectly access mode.

⇒ Example: If want to read a data from RAM address 25H of bank 1, it can use indirectly addressing mode to access data as following.

B0MOV Y, #01H ; To set RAM bank 1 for Y register B0MOV Z, #25H ; To set location 25H for Z register B0MOV A, @YZ ; To read a data into ACC

⊃ Example: Clear general-purpose data memory area of bank 1 using @YZ register.

MOV A, #1 B0MOV Y, A ; Y = 1, bank 1

MOV A, #07FH

B0MOV Z, A ; Y = 7FH, the last address of the data memory area

CLR_YZ_BUF:

CLR @YZ ; Clear @YZ to be zero

DECMS Z; Y - 1, if Y = 0, finish the routine

JMP CLR_YZ_BUF ; Not zero

CLR @YZ

END_CLR: ; End of clear general purpose data memory area of bank 0

Note: Please consult the "LOOK-UP TABLE DESCRIPTION" about Y, Z register look-up table application.



X REGISTERS

The X register is the 8-bit buffer. There are two major functions of the register. First, X register can be used as working registers. Second, the X registers can be address ROM location in order to look-up ROM data. The SN8A1500's program counter only has 12-bit. In look-up table function, users can omit X register.

X initial value = 0000 0000

085H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Х	XBIT7	XBIT6	XBIT5	XBIT4	XBIT3	XBIT2	XBIT1	XBIT0
	R/W							

Note: Please consult the "LOOK-UP TABLE DESCRIPTION" about X register look-up table application.

R REGISTERS

The R register is the 8-bit buffer. There are two major functions of the register. First, R register can be used as working registers. Second, the R registers can be store high-byte data of look-up ROM data. After MOVC instruction executed, the high-byte data of a ROM address will be stored in R register and the low-byte data stored in ACC.

R initial value = 0000 0000

082H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
R	RBIT7	RBIT6	RBIT5	RBIT4	RBIT3	RBIT2	RBIT1	RBIT0
	R/W							

Note: Please consult the "LOOK-UP TABLE DESCRIPTION" about R register look-up table application.



PROGRAM FLAG

The PFLAG includes carry flag (C), decimal carry flag (DC) and zero flag (Z). If the result of operating is zero or there is carry, borrow occurrence, then these flags will be set to PFLAG register.

PFLAG initial value = xxxx x000

086H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	-	-	-	-	-	С	DC	Z
	-	-	-	-	-	R/W	R/W	R/W

CARRY FLAG

C = 1: If executed arithmetic addition with occurring carry signal or executed arithmetic subtraction without borrowing signal or executed rotation instruction with shifting out logic "1".

C = 0: If executed arithmetic addition without occurring carry signal or executed arithmetic subtraction with borrowing signal or executed rotation instruction with shifting out logic "0".

DECIMAL CARRY FLAG

DC = 1: If executed arithmetic addition with occurring carry signal from low nibble or executed arithmetic subtraction without borrow signal from high nibble.

DC = 0: If executed arithmetic addition without occurring carry signal from low nibble or executed arithmetic subtraction with borrow signal from high nibble.

ZERO FLAG

- Z = 1: After operation, the content of ACC is zero.
- Z = 0: After operation, the content of ACC is not zero.



ACCUMULATOR

The ACC is an 8-bits data register responsible for transferring or manipulating data between ALU and data memory. If the result of operating is zero (Z) or there is carry (C or DC) occurrence, then these flags will be set to PFLAG register.

ACC is not in data memory (RAM), so ACC can't be access by "B0MOV" instruction. Execute "MOV" to read/write ACC value.

⇒ Example: Read and write ACC value.

; Read ACC data and store in BUF data memory

MOV BUF, A

; Write a immediate data into ACC

MOV A, #0FH

; Write ACC data from BUF data memory

MOV A, BUF

.

The PUSH and POP instructions don't store ACC value as any interrupt service executed. ACC must be exchanged to another data memory defined by users. Thus, once interrupt occurs, these data must be stored in the data memory based on the user's program as follows.

⇒ Example: ACC and working registers protection.

ACCBUF EQU 00H ; ACCBUF is ACC data buffer in bank 0.

INT_SERVICE:

BOXCH A, ACCBUF; Store ACC value

PUSH. ; Push instruction

POP ; Pop instruction

B0XCH A, ACCBUF ; Re-load ACC

RETI ; Exit interrupt service vector

Notice: To save and re-load ACC data must be used "B0XCH" instruction, or the PLAGE value maybe modified by ACC.



STACK OPERATIONS

OVERVIEW

The stack buffer of SN8A1500 has 8-level high area and each level is 12-bits length. This buffer is designed to save and restore program counter's (PC) data when interrupt service is executed. The STKP register is a pointer designed to point active level in order to save or restore data from stack buffer for kernel circuit. The STKnH and STKnL are the 12-bit stack buffers to store program counter (PC) data.

STACK BUFFER




Figure 2-3 Stack-Save and Stack-Restore Operation



STACK REGISTERS

The stack pointer (STKP) is a 4-bit register to store the address used to access the stack buffer, 12-bits data memory (STKnH and STKnL) set aside for temporary storage of stack addresses.

The two stack operations are writing to the top of the stack (Stack-Save) and reading (Stack-Restore) from the top of stack. Stack-Save operation decrements the STKP and the Stack-Resotre operation increments one time. That makes the STKP always points to the top address of stack buffer and writes the last program counter value (PC) into the stack buffer.

The program counter (PC) value is stored in the stack buffer before a CALL instruction executed or during interrupt service routine. Stack operation is a LIFO type (Last in and first out). The stack pointer (STKP) and stack buffer (STKnH and STKnL) are located in the system register area bank 0.

STKP (stack pointer) initial value = 0xxx 1111

0DFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKP	GIE	-	-	-	STKPB3	STKPB2	STKPB1	STKPB0
	R/W	-	-	-	R/W	R/W	R/W	R/W

STKPBn: Stack pointer. $(n = 0 \sim 2)$

GIE: Global interrupt control bit. 0 = disable, 1 = enable. More detail information is in interrupt chapter.

⇒ Example: Stack pointer (STKP) reset routine.

MOV A, #00001111B B0MOV STKP, A

STKn (stack buffer) initial value = xxxx xxxx xxxx xxxx, STKn = STKnH + STKnL (n = 7 ~ 0)

0F0H~0FFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKnH	ı	-	ı	-	SnPC11	SnPC10	SnPC9	SnPC8
	-	-	-	-	R/W	R/W	R/W	R/W

0F0H~0FFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKnL	SnPC7	SnPC6	SnPC5	SnPC4	SnPC3	SnPC2	SnPC1	SnPC0
	R/W							

STKnH: Store PCH data as interrupt or call executing. The n expressed 8 \sim 11. STKnL: Store PCL data as interrupt or call executing. The n expressed 0 \sim 7.



STACK OPERATION EXAMPLE

The two kinds of Stack-Save operations to reference the stack pointer (STKP) and write the program counter contents (PC) into the stack buffer are CALL instruction and interrupt service. Under each condition, the STKP is decremented and points to the next available stack location. The stack buffer stores the program counter about the op-code address. The Stack-Save operation is as following table.

Stack Level		STKP F	Register		Stack	Buffer	Description
Stack Level	STKPB3	STKPB2	STKPB1	STKPB0	High Byte	Low Byte	Description
0	1	1	1	1	STK0H	STK0L	-
1	1	1	1	0	STK1H	STK1L	-
2	1	1	0	1	STK2H	STK2L	-
3	1	1	0	0	STK3H	STK3L	-
4	1	0	1	1	STK4H	STK4L	-
5	1	0	1	0	STK5H	STK5L	-
6	1	0	0	1	STK6H	STK6L	-
7	1	0	0	0	STK7H	STK7L	-
>8	-	-	-	-	-	-	Stack Overflow

Table 2-1. STKP, STKnH and STKnL relative of Stack-Save Operation

There is a Stack-Restore operation corresponding each push operation to restore the program counter (PC). The RETI instruction is for interrupt service routine. The RET instruction is for CALL instruction. When a Stack-Restore operation occurs, the STKP is incremented and points to the next free stack location. The stack buffer restores the last program counter (PC) to the program counter registers. The Stack-Restore operation is as following table.

Stack Level		STKP F	Register	_	Stack	Buffer	Description
Stack Level	STKPB3	STKPB2	STKPB1	STKPB0	High Byte	Low Byte	Description
7	1	0	0	0	STK7H	STK7L	-
6	1	0	0	1	STK6H	STK6L	-
5	1	0	1	0	STK5H	STK5L	-
4	1	0	1	1	STK4H	STK4L	-
3	1	1	0	0	STK3H	STK3L	-
2	1	1	0	1	STK2H	STK2L	-
1	1	1	1	0	STK1H	STK1L	-
0	1	1	1	1	STK0H	STK0L	-

Table 2-2. STKP, STKnH and STKnL relative of Stack-Restore Operation



PROGRAM COUNTER

The program counter (PC) is a 12-bit binary counter separated into the high-byte 4 bits and the low-byte 8 bits. This counter is responsible for pointing a location in order to fetch an instruction for kernel circuit. Normally, the program counter is automatically incremented with each instruction during program execution.

Besides, it can be replaced with specific address by executing CALL or JMP instruction. When JMP or CALL instruction is executed, the destination address will be inserted to bit 0 ~ bit 11.

PC Initial value = xxxx 0000 0000 0000

	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PC									0 0 0 0 0 0 0 0							0
PCH											P(CL				

PCH Initial value = xxxx 0000

0CFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PCH	-	-	-	-	PC11	PC10	PC9	PC8
	-	-	-	-	R/W	R/W	R/W	R/W

PCL Initial value = 0000 0000

0CEH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PCL	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
	R/W							



ONE ADDRESS SKIPPING

There are 9 instructions (CMPRS, INCS, INCMS, DECS, DECMS, BTS0, BTS1, B0BTS0, B0BTS1) with one address skipping function. If the result of these instructions is matched, the PC will add 2 steps to skip next instruction.

If the condition of bit test instruction is matched, the PC will add 2 steps to skip next instruction.

B0BTS1 FC ; Skip next instruction, if Carry_flag = 1

JMP COSTEP ; Else jump to COSTEP.

COSTEP: NOP

B0MOV A, BUF0 ; Move BUF0 value to ACC.

B0BTS0 FZ; Skip next instruction, if Zero flag = 0.

JMP C1STEP ; Else jump to C1STEP.

C1STEP: NOP

If the ACC is equal to the immediate data or memory, the PC will add 2 steps to skip next instruction.

CMPRS A, #12H ; Skip next instruction, if ACC = 12H.

JMP COSTEP ; Else jump to COSTEP.

COSTEP: NOP

If the result after increasing 1 or decreasing 1 is 0xffh (for DECS and DECMS) or 0x00h (for INCS and INCMS), the PC will add 2 steps to skip next instruction.

INCS instruction:

INCS BUFO ; Skip next instruction, if BUF0 = 0X00H.

JMP COSTEP ; Else jump to COSTEP.

COSTEP: NOP

INCMS instruction:

INCMS BUFO ; Skip next instruction, if BUF0 = 0X00H.

JMP COSTEP ; Else jump to COSTEP.

COSTEP: NOP

DECS instruction:

DECS BUFO ; Skip next instruction, if BUFO = 0XFFH.

JMP COSTEP ; Else jump to COSTEP.

COSTEP: NOP

DECMS instruction:

DECMS BUF0 ; Skip next instruction, if BUF0 = 0XFFH.

JMP COSTEP ; Else jump to COSTEP.

COSTEP: NOP



MULTI-ADDRESS JUMPING

Users can jump round multi-address by either JMP instruction or ADD M, A instruction (M = PCL) to activate multi-address jumping function. If carry signal occurs after execution of ADD PCL, A, the carry signal will not affect PCH register.

\Rightarrow Example: If PC = 0323H (PCH = 03H, PCL = 23H)

; PC = 0323H

MOV A, #28H B0MOV PCL, A

BOINOV FCL, A

. .

; PC = 0328H . . . MOV A, #00H

B0MOV PCL, A ; Jump to address 0300H

□ Example: If PC = 0323H (PCH = 03H, PCL = 23H)

: PC = 0323H

B0ADD PCL, A ; PCL = PCL + ACC, the PCH cannot be changed.

; Jump to address 0328H

JMPA0POINT; If ACC = 0, jump to A0POINTJMPA1POINT; ACC = 1, jump to A1POINTJMPA2POINT; ACC = 2, jump to A2POINTJMPA3POINT; ACC = 3, jump to A3POINT

.



3 ADDRESSING MODE

OVERVIEW

The SN8A1500 provides three addressing modes to access RAM data, including immediate addressing mode, directly addressing mode and indirectly address mode. The main purpose of the three different modes is described in the following:

IMMEDIATE ADDRESSING MODE

The immediate addressing mode uses an immediate data to set up the location (MOV A, #I, B0MOV M,#I) in ACC or specific RAM.

Immediate addressing mode

MOV A, #12H ; To set an immediate data 12H into ACC

DIRECTLY ADDRESSING MODE

The directly addressing mode uses address number to access memory location (MOV A,12H, MOV 12H,A).

Directly addressing mode

B0MOV A, 12H ; To get a content of location 12H of bank 0 and save in ACC

INDIRECTLY ADDRESSING MODE

The indirectly addressing mode is to set up an address in data pointer registers (Y/Z) and uses MOV instruction to read/write data between ACC and @YZ register (MOV A,@YZ, MOV @YZ,A).

Example: Indirectly addressing mode with @YZ register

CLR B0MOV B0MOV	Y Z, #12H A, @YZ	; To clear Y register to access RAM bank 0. ; To set an immediate data 12H into Z register. ; Use data pointer @YZ reads a data from RAM location ; 012H into ACC.
MOV	A, #01H	; To set Y = 1 for accessing RAM bank 1.
B0MOV	Y, A	; To set an immediate data 12H into Z register.
B0MOV	Z, #12H	; Use data pointer @YZ reads a data from RAM location
B0MOV	A, @YZ	; 012H into ACC.
MOV	A, #0FH	; To set Y = 15 for accessing RAM bank 15.
B0MOV	Y, A	; To set an immediate data 12H into Z register.
B0MOV	Z, #12H	; Use data pointer @YZ reads a data from RAM location 012H
B0MOV	A, @YZ	; Into ACC.



TO ACCESS DATA in RAM BANK 0

In the RAM bank 0, this area memory can be read/written by these three access methods.

⇒ Example 1: To use RAM bank0 dedicate instruction (Such as B0xxx instruction).

B0MOV A, 12H ; To move content from location 12H of RAM bank 0 to ACC

⇒ Example 2: To use directly addressing mode (Through RBANK register).

B0MOV RBANK, #00H ; To set RAM bank = 0

MOV A, 12H ; To move content from location 12H of RAM bank 0 to ACC

⇒ Example 3: To use indirectly addressing mode with @YZ register.

CLR Y ; To clear Y register for accessing RAM bank 0.

B0MOV Z, #12H ; To set an immediate data 12H into Z register.

B0MOV A, @YZ ; Use data pointer @YZ reads a data from RAM location

; 012H into ACC.



4 SYSTEM REGISTER

OVERVIEW

The RAM area located in 80H~FFH bank 0 is system register area. The main purpose of system registers is to control peripheral hardware of the chip. Using system registers can control I/O ports, SIO, ADC, PWM, timers and counters by programming. The Memory map provides an easy and quick reference source for writing application program. To accessing these system registers is controlled by the select memory bank (RBANK = 0) or the bank 0 read/write instruction (B0MOV, B0BSET, B0BCLR...).

SYSTEM REGISTER ARRANGEMENT (BANK 0)

BYTES of SYSTEM REGISTER

SN8A1506A/SN8A1507A

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
8	L	Н	R	Z	Υ	Χ	PFLAG	-	-	-	-	-	-	-	-	-
9	-	-		-	-	-	-	-	-	-	-	1	-	-	-	-
Α	-	-	ı	-	-	-	-	-	-	-	-	1	-	-	-	-
В	-	-	ı	-	-	-	-	-	-	-	-	1	-	-	PUR	PEDGE
С	P1W	P1M	P2M	-	P4M	P5M	-	-	INTRQ	INTEN	OSCM	ı	-	TC0R	PCL	PCH
D	P0	P1	P2	-	P4	P5	-	-	TOM	T0C	TC0M	TC0C	-	-	-	STKP
Ε	-	-	ı	-	-	-	@HL	@YZ	-	-	-	ı	-	-	-	-
F	STK7	STK7	STK6	STK6	STK5	STK5	STK4	STK4	STK3	STK3	STK2	STK2	STK1	STK1	STK0	STK0

Table 4-1. System Register Arrangement of SN8A1506A/SN8A1507A

Description

L, H =	Working & @HL addressing register	R =	Working register and ROM lookup data buffer
X =	Working and ROM address register	Y, Z =	Working, @YZ and ROM addressing register
PFLAG =	ROM page and special flag register	P1W =	Port 1 wakeup register
PnM =	Port n input/output mode register	PCH, PCL =	Program counter
Pn =	Port n data buffer	INTEN =	Interrupts' enable register
INTRQ =	Interrupts' request register	TOM =	Timer 0 mode register
OSCM =	Oscillator mode register	TC0M =	Timer/Counter 0 mode register
TOC =	Timer 0 counting register	TC0R =	Timer/Counter 0 auto-reload data buffer
TC0C =	Timer/Counter 0 counting register	STK0~STK7 =	Stack 0 ~ stack 7 buffer
STKP =	Stack pointer buffer	@YZ =	RAM YZ indirect addressing index pointer
@HL =	RAM HL indirect addressing index pointer	PUR=	I/O port pull-up register.
		PEDGE =	P0 edge selection register.





BITS of SYSTEM REGISTER

SN8A1506A

Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 R/W Remarks	511071150	7011									
OB1H	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Remarks
OB2H	080H	LBIT7	LBIT6	LBIT5	LBIT4	LBIT3	LBIT2	LBIT1	LBIT0	R/W	L
OB3H ZBIT7 ZBIT6 ZBIT5 ZBIT4 ZBIT3 ZBIT1 ZBIT0 RW Z	081H	HBIT7	HBIT6	HBIT5	HBIT4	HBIT3	HBIT2	HBIT1	HBIT0	R/W	Н
OBAH YBIT7	082H	RBIT7	RBIT6	RBIT5	RBIT4	RBIT3	RBIT2	RBIT1	RBIT0	R/W	R
OBSH	083H	ZBIT7	ZBIT6	ZBIT5	ZBIT4	ZBIT3	ZBIT2	ZBIT1	ZBIT0	R/W	Z
OBEH	084H	YBIT7	YBIT6	YBIT5	YBIT4	YBIT3	YBIT2	YBIT1	YBIT0	R/W	Υ
OBEH	085H	XBIT7	XBIT6	XBIT5	XBIT4	XBIT3	XBIT2	XBIT1	XBIT0	R/W	Χ
OBFH	086H	-	ı	-	-	1	С	DC	Z	R/W	PFLAG
OCOH O P15W P14W P13W P12W P11W P10W W P1W wakeup register OC1H O 0 P15M P14M P13M P12M P11M P10M RW P1M I/O direction OC2H O P26M P25M P24M P23M P22M P21M P20M RW P21M I/O direction OC3H P47M P46M P45M P44M P43M P42M P41M P40M RW P24M I/O direction OC5H P57M P56M P55M P54M P53M P52M P51M P50M RW P5M I/O direction OC8H O O TC0IRI T01R0 O P02IRN P01IRN P00IRN RW INTRQ OCAH O D70IRO P00IRN P01RN P01RN RW INTRQ OCCH D7 PC6 PC65 PC4 PC3 PC2 PC1 PC0 RW PCL	0BEH	-	-	PUR5	PUR4	-	PUR2	PUR1	PUR0	W	PUR
OC1H 0 P15M P14M P13M P12M P11M P10M R/W P1M I/O direction OC2H 0 P26M P25M P23M P22M P21M P20M R/W P2M I/O direction OC4H P47M P46M P45M P44M P43M P42M P41M P40M R/W P2M I/O direction OC5H P57M P56M P55M P54M P33M P52M P51M P50M R/W P4M I/O direction OC8H 0 0 TC0IRQ T0IRQ 0 P02IRQ P01IRQ P00IRQ R/W INTRQ OC8H 0 0 TC0IRT T0IRN 0 P02IRQ P01IRQ P00IRQ R/W INTRQ OC2H 0 0 TC0R1 TC0R1 TC0R0 R/W OSCM OCDH TC0R7 TC0R6 TC0R5 TC0R4 TC0R3 TC0R2 TC0R1 TC0R0 W TC0R OC	0BFH	PEDGEN	-	-	P00G1	P00G0	-	-	-	R/W	PEDGE
OC2H 0 P26M P25M P24M P23M P22M P21M P20M R/W P2M I/O direction OC4H P47M P46M P45M P44M P43M P42M P41M P40M R/W P44M I/O direction OC5H P57M P56M P55M P54M P53M P52M P51M P50M R/W P44M I/O direction OC8H 0 0 TC0IRQ T0IRQ 0 P02IRQ P01IRQ P00IRQ R/W INTRQ OC9H 0 0 TC0IRT T0IRD 0 P02IRQ P01IRN P00IRQ R/W INTRQ OCH 0 WDST WDRATE CPUMI CPUMI CLKMD STPHX 0 R/W INTRQ OCH TC0R7 TC0R6 TC0R4 TC0R3 TC0R1 TC0R0 W TC0R0 OCH TC0R7 TC0R6 TC0R4 TC0R3 TC0R1 PC0 R/W PCL <t< td=""><td>0C0H</td><td>0</td><td>0</td><td>P15W</td><td>P14W</td><td>P13W</td><td>P12W</td><td>P11W</td><td>P10W</td><td>W</td><td>P1W wakeup register</td></t<>	0C0H	0	0	P15W	P14W	P13W	P12W	P11W	P10W	W	P1W wakeup register
OC4H P47M P46M P45M P44M P43M P42M P41M P40M R/W P4M I/O direction OC5H P57M P56M P55M P55M P53M P52M P51M P50M R/W P5M I/O direction OC8H 0 0 TC0IRQ TOIRQ 0 P02IRQ P01IRQ P00IRQ R/W INTRQ 0C9H 0 0 TC0IRN TOIRN 0 P02IRN P01IRQ P00IRQ R/W INTRQ 0CAH 0 WDRST WDRate CPUM1 CPUM0 CLKMD STPHX 0 R/W INTEN 0CCH TC0R7 TC0R6 TC0R5 TC0R4 TC0R3 TC0R2 TC0R1 TC0R0 W TC0R0 0CFH C PC5 PC4 PC3 PC2 PC1 PC0 R/W PCL 0D0H - - - P15 P14 P13 P12 P11 P10	0C1H	0	0	P15M	P14M	P13M	P12M	P11M	P10M	R/W	P1M I/O direction
OC5H P57M P56M P55M P54M P52M P51M P50M R/W P5M //O direction OC8H 0 0 TCOIRQ TOIRQ 0 P02IRQ P01IRQ P00IRQ R/W INTRQ OC9H 0 0 TCOIRN TOIRN 0 P02IRQ P01IRN P00IRQ R/W INTRQ OCAH 0 WDRST WDRATE CPUM1 CPUM0 CLKMD STPHX 0 R/W INTEN OCDH TCOR7 TCOR6 TCOR5 TCOR4 TCOR3 TCOR2 TCOR1 TCOR0 W TCOR OCEH PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0 R/W PCL ODH - - - - PC1 PC0 R/W PCH PCD OD4H P47 P46 P45 P44 P43 P42 P41 P40 R/W P44 ata buffer	0C2H	0	P26M	P25M	P24M	P23M	P22M	P21M	P20M	R/W	P2M I/O direction
OC8H O TCOIRQ TOIRQ O PO2IRQ P01IRQ P00IRQ R/W INTRQ OC9H O O TCOIEN TOIEN O P02IEN P01IRN P00IRR R/W INTRQ OCAH O WDRST WDRST WDRST CPUMI CPUMI CLKMD STPHX O R/W OSCM OCDH TCOR7 TCOR6 TCOR5 TCOR4 TCOR3 TCOR2 TCOR1 TCOR0 W TCOR OCEH PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0 R/W PCL OCFH - - - - - PC11 PC10 PC9 PC8 R/W PCL ODDH - - - P15 P14 P13 P12 P11 P10 R/W PC data buffer OD2H - P26 P25 P24 P23 P22 P21 P20	0C4H	P47M	P46M	P45M	P44M	P43M	P42M	P41M	P40M	R/W	P4M I/O direction
OC9H O TC0IEN TOIEN O P02IEN P01IEN P00IEN R/W INTEN OCAH O WDRST WDRate CPUMI CLKMD STPHX O R/W OSCM OCDH TC0R7 TC0R6 TC0R5 TC0R4 TC0R3 TC0R2 TC0R1 TC0R0 W TC0R OCEH PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0 R/W PCL OCFH - - - - PC11 PC10 PC9 PC8 R/W PCH ODDH - - - - P15 P14 P13 P12 P11 P10 R/W PCH PCH OD1H - - P15 P14 P13 P12 P11 P10 R/W P10 data buffer OD2H - P26 P25 P24 P23 P22 P21 P20 R/W P4 data	0C5H	P57M	P56M	P55M	P54M	P53M	P52M	P51M	P50M	R/W	P5M I/O direction
OCAH O WDRST WDRate CPUM1 CPUM0 CLKMD STPHX O R/W OSCM 0CDH TCOR7 TCOR6 TCOR5 TCOR4 TCOR3 TCOR2 TCOR1 TCOR0 W TCOR 0CEH PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0 R/W PCL 0CFH - - - PC11 PC10 PC9 PC8 R/W PCH 0D0H - - - P15 P14 P13 P12 P11 P10 R/W PC1 data buffer 0D2H - P26 P25 P24 P23 P22 P21 P20 R/W P2 data buffer 0D2H - P26 P25 P24 P23 P22 P21 P20 R/W P2 data buffer 0D4H P47 P46 P45 P44 P43 P42 P41 P40 R/W P4 data bu	0C8H	0	0	TC0IRQ	T0IRQ	0	P02IRQ	P01IRQ	P00IRQ	R/W	INTRQ
OCDH TCOR7 TCOR6 TCOR5 TCOR4 TCOR3 TCOR2 TCOR1 TCOR0 W TCOR OCEH PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0 R/W PCL OCFH - - - - PC11 PC10 PC9 PC8 R/W PCH ODDH - - - - - P2 P01 PP00 R P0 data buffer OD1H - - P15 P14 P13 P12 P11 P10 R/W P1 data buffer OD2H - P26 P25 P24 P23 P22 P21 P20 R/W P1 data buffer OD4H P47 P46 P45 P44 P43 P42 P41 P40 R/W P4 data buffer OD5H P57 P56 P55 P54 P53 P52 P51 P50 R/W P0 data buffer	0C9H		0	TC0IEN	T0IEN		P02IEN	P01IEN	P00IEN	R/W	INTEN
OCEH PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0 R/W PCL OCFH - - - - PC11 PC10 PC9 PC8 R/W PCH OD0H - - - - P02 P01 P00 R P0 data buffer OD1H - - P15 P14 P13 P12 P11 P10 R/W P1 data buffer OD2H - - P26 P25 P24 P23 P22 P21 P20 R/W P2 data buffer OD4H P47 P46 P45 P44 P43 P42 P41 P40 R/W P2 data buffer OD5H P57 P56 P55 P54 P53 P52 P51 P50 R/W P5 data buffer OD8H T0CRN Torate1 Torate1 Torate1 Torate1 Torate2 T0C1 T0C0 R/W	0CAH	0	WDRST		CPUM1	CPUM0	CLKMD	STPHX	0	R/W	OSCM
OCFH - - - PC11 PC10 PC9 PC8 R/W PCH OD0H - - - - - P02 P01 P00 R P0 data buffer OD1H - - P15 P14 P13 P12 P11 P10 R/W P1 data buffer OD2H - P26 P25 P24 P23 P22 P21 P20 R/W P2 data buffer OD4H P47 P46 P45 P44 P43 P42 P41 P40 R/W P2 data buffer OD5H P57 P56 P55 P54 P53 P52 P51 P50 R/W P4 data buffer OD8H T0ENB T0rate2 T0rate1 T0rate0 0 0 TC0GN 0 R/W T0M ODAH TCOCT T0C6 T0C5 T0C4 T0C3 T0C2 T0C1 T0C0 R/W T0C <	0CDH	TC0R7	TC0R6	TC0R5	TC0R4	TC0R3	TC0R2	TC0R1	TC0R0	W	TC0R
ODOH - - - P02 P01 P00 R P0 data buffer OD1H - - P15 P14 P13 P12 P11 P10 R/W P1 data buffer OD2H - P26 P25 P24 P23 P22 P21 P20 R/W P2 data buffer OD4H P47 P46 P45 P44 P43 P42 P41 P40 R/W P4 data buffer OD5H P57 P56 P55 P54 P53 P52 P51 P50 R/W P4 data buffer OD8H T0ENB T0rate2 T0rate1 T0rate0 0 0 TCOGN 0 R/W T0M ODH T0C7 T0C6 T0C5 T0C4 T0C3 T0C2 T0C1 T0C0 R/W T0M ODH T0C7 T0C66 T0C65 T0C04 T0C03 T0C02 T0C01 T0C00 R/W T0C0 <	0CEH	PC7	PC6	PC5	PC4					R/W	
OD1H - P15 P14 P13 P12 P11 P10 R/W P1 data buffer OD2H - P26 P25 P24 P23 P22 P21 P20 R/W P2 data buffer OD4H P47 P46 P45 P44 P43 P42 P41 P40 R/W P4 data buffer OD5H P57 P56 P55 P54 P53 P52 P51 P50 R/W P4 data buffer OD8H T0ENB T0rate2 T0rate1 T0rate0 0 0 TC0GN 0 R/W T0M OD4H T0C7 T0C6 T0C5 T0C4 T0C3 T0C2 T0C1 T0C0 R/W T0C ODAH T0C7 T0C6 T0C5 T0C4 T0C3 T0C02 T0C0UT PWMoUT R/W TC0C OD4H T0C7 T0C6 T0C5 T0C4 T0C3 T0C02 T0C01 T0C00 R/W	0CFH	-	-	-	-	PC11	PC10	PC9	PC8	R/W	PCH
OD2H - P26 P25 P24 P23 P22 P21 P20 R/W P2 data buffer OD4H P47 P46 P45 P44 P43 P42 P41 P40 R/W P4 data buffer OD5H P57 P56 P55 P54 P53 P52 P51 P50 R/W P5 data buffer OD8H T0ENB T0rate2 T0rate1 T0rate0 0 0 TC0GN 0 R/W T0M OD9H T0C7 T0C6 T0C5 T0C4 T0C3 T0C2 T0C1 T0C0 R/W T0C ODAH TC0ENB TC0rate2 TC0rate1 TC0rate0 0 ALOADO TC0C01 R/W TC0M ODFH GIE - - STKPB3 STKPB1 STKPB0 R/W TC0C ODFH GIE - - STKPB3 STKPB1 STKPB0 R/W STKP stack pointer OE6H	0D0H	-	-	-	-	-	P02	P01	P00	R	P0 data buffer
OD4H P47 P46 P45 P44 P43 P42 P41 P40 R/W P4 data buffer OD5H P57 P56 P55 P54 P53 P52 P51 P50 R/W P5 data buffer OD8H T0ENB T0rate2 T0rate1 T0rate0 0 0 TCOGN 0 R/W T0M OD9H T0C7 T0C6 T0C5 T0C4 T0C3 T0C2 T0C1 T0C0 R/W T0C ODAH TCOC7 T0C6 T0C5 TCOC4 TCOC3 TCOC2 TCOC1 TCOC0 R/W TCOM ODBH TCOC7 TCOC6 TCOC5 TCOC4 TCOC3 TCOC2 TCOC1 TCOC0 R/W TCOC ODFH GIE - - - STKPB3 STKPB2 STKPB1 STKPB0 R/W STKP stack pointer 0E6H @HL7 @HL6 @HL5 @HL4 @HL3 @HL2 @HL1 <	0D1H	-	-	P15	P14	P13	P12	P11	P10	R/W	P1 data buffer
OD5H P57 P56 P55 P54 P53 P52 P51 P50 R/W P5 data buffer OD8H T0ENB T0rate2 T0rate1 T0rate0 0 0 TCOGN 0 R/W TOM OD9H T0C7 T0C6 T0C5 T0C4 T0C3 T0C2 T0C1 T0C0 R/W T0C ODAH TCOENB TCOrate2 TCOrate1 TCOCate0 0 ALOADO TCOCUT PWMOOUT R/W TCOM ODBH TCOC7 TC0C6 TCOC5 TCOC4 TCOC3 TCOC2 TCOC1 TCOC0 R/W TCOC ODFH GIE - - - STKPB3 STKPB2 STKPB0 R/W STKP Stack pointer 0E6H @HL7 @HL6 @HL5 @HL4 @HL3 @HL2 @HL1 @HL0 R/W STKP Stack pointer 0F0H S7PC7 S7PC6 S7PC5 S7PC4 S7PC3 S7PC1 S7PC0	0D2H	-	P26	P25	P24	P23	P22	P21	P20	R/W	P2 data buffer
OD8H T0ENB T0rate2 T0rate1 T0rate0 0 TCOGN 0 R/W T0M 0D9H T0C7 T0C6 T0C5 T0C4 T0C3 T0C2 T0C1 T0C0 R/W T0C 0DAH TC0ENB TC0rate2 TC0rate1 TC0rate0 0 ALOAD0 TC0OUT PWMOUT R/W TC0M 0DBH TC0C7 TC0C6 TC0C5 TC0C4 TC0C3 TC0C2 TC0C1 TC0C0 R/W TC0C 0DFH GIE - - - STKPB3 STKPB2 STKPB0 R/W STKP stack pointer 0E6H @HL7 @HL6 @HL5 @HL4 @HL3 @HL2 @HL1 @HL0 R/W STKP stack pointer 0E7H @YZ7 @YZ6 @YZ5 @YZ4 @YZ3 @YZ2 @YZ1 @YZ0 R/W @YZ index pointer 0F0H S7PC7 S7PC6 S7PC5 S7PC4 S7PC3 S7PC2 S7PC1 <td< td=""><td>0D4H</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>P40</td><td></td><td></td></td<>	0D4H								P40		
OD9H TOC7 TOC6 TOC5 TOC4 TOC3 TOC2 TOC1 TOC0 R/W TOC ODAH TC0ENB TC0rate2 TC0rate1 TC0rate0 0 ALOAD0 TC0OUT PWMOOUT R/W TC0M ODBH TC0C7 TC0C6 TC0C5 TC0C4 TC0C3 TC0C2 TC0C1 TC0C0 R/W TC0C ODFH GIE - - STKPB3 STKPB2 STKPB1 STKPB0 R/W STKP stack pointer OE6H @HL7 @HL6 @HL5 @HL4 @HL3 @HL2 @HL1 @HL0 R/W STKP stack pointer OE7H @YZ7 @YZ6 @YZ5 @YZ4 @YZ3 @YZ2 @YZ1 @YZ0 R/W @YZ index pointer OF0H S7PC7 S7PC6 S7PC5 S7PC4 S7PC3 S7PC2 S7PC1 S7PC0 R/W STK7L OF2H S6PC7 S6PC6 S6PC5 S6PC4 S6PC3 S6PC2	0D5H	P57	P56	P55	P54		P52	P51			P5 data buffer
ODAH TC0ENB TC0rate2 TC0rate1 TC0rate0 0 ALOAD0 TC0OUT PWMOOUT R/W TC0M 0DBH TC0C7 TC0C6 TC0C5 TC0C4 TC0C3 TC0C2 TC0C1 TC0C0 R/W TC0C 0DFH GIE - - STKPB3 STKPB2 STKPB0 R/W STKP stack pointer 0E6H @HL7 @HL6 @HL5 @HL4 @HL3 @HL2 @HL1 @HL0 R/W STKP stack pointer 0E7H @YZ7 @YZ6 @YZ5 @YZ4 @YZ3 @YZ2 @YZ1 @YZ0 R/W @YZ index pointer 0F0H S7PC7 S7PC6 S7PC5 S7PC4 S7PC3 S7PC2 S7PC1 S7PC0 R/W STK7L 0F1H - - - S6PC3 S6PC4 S6PC3 S6PC2 S6PC1 S6PC0 R/W STK6L 0F3H - - - S6PC1 S6PC3 S6PC3 S6PC											
ODBH TCOC7 TCOC6 TCOC5 TCOC4 TCOC3 TCOC2 TCOC1 TCOC0 R/W TCOC ODFH GIE - - - STKPB3 STKPB2 STKPB1 STKPB0 R/W STKP stack pointer OE6H @HL7 @HL6 @HL5 @HL4 @HL3 @HL2 @HL1 @HL0 R/W @HL index pointer OE7H @YZ7 @YZ6 @YZ5 @YZ4 @YZ3 @YZ2 @YZ1 @YZ0 R/W @YZ index pointer OF0H S7PC7 S7PC6 S7PC5 S7PC4 S7PC3 S7PC2 S7PC1 S7PC0 R/W STK7L OF1H - - - - S7PC1 S7PC1 S7PC9 S7PC8 R/W STK7H OF2H S6PC7 S6PC6 S6PC5 S6PC4 S6PC3 S6PC1 S6PC0 R/W STK6H " " " " " " " " " <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>											
ODFH GIE - - STKPB3 STKPB2 STKPB1 STKPB0 R/W STKP stack pointer 0E6H @HL7 @HL6 @HL5 @HL4 @HL3 @HL2 @HL1 @HL0 R/W @HL index pointer 0E7H @YZ7 @YZ6 @YZ5 @YZ4 @YZ3 @YZ2 @YZ1 @YZ0 R/W @YZ index pointer 0F0H S7PC7 S7PC6 S7PC5 S7PC4 S7PC3 S7PC2 S7PC1 S7PC0 R/W STK7L 0F1H - - - S7PC1 S7PC1 S7PC9 S7PC8 R/W STK7H 0F2H S6PC7 S6PC6 S6PC5 S6PC4 S6PC3 S6PC2 S6PC1 S6PC0 R/W STK6H 0F3H - - - - S6PC1 S6PC1 S6PC8 R/W STK6H """"""""""""""""""""""""""""""""""""											
0E6H @HL7 @HL6 @HL5 @HL4 @HL3 @HL2 @HL1 @HL0 R/W @HL index pointer 0E7H @YZ7 @YZ6 @YZ5 @YZ4 @YZ3 @YZ2 @YZ1 @YZ0 R/W @YZ index pointer 0F0H S7PC7 S7PC6 S7PC5 S7PC4 S7PC3 S7PC2 S7PC1 S7PC0 R/W STK7L 0F1H - - - S7PC11 S7PC10 S7PC9 S7PC8 R/W STK7H 0F2H S6PC7 S6PC6 S6PC5 S6PC4 S6PC3 S6PC2 S6PC1 S6PC0 R/W STK6L 0F3H - - - S6PC11 S6PC10 S6PC9 S6PC8 R/W STK6H "			TC0C6	TC0C5	TC0C4						
0E7H @YZ7 @YZ6 @YZ5 @YZ4 @YZ3 @YZ2 @YZ1 @YZ0 R/W @YZ index pointer 0F0H S7PC7 S7PC6 S7PC5 S7PC4 S7PC3 S7PC2 S7PC1 S7PC0 R/W STK7L 0F1H - - - - S7PC11 S7PC10 S7PC9 S7PC8 R/W STK7H 0F2H S6PC7 S6PC6 S6PC5 S6PC4 S6PC3 S6PC2 S6PC1 S6PC0 R/W STK6L 0F3H - - - - S6PC11 S6PC1 S6PC8 R/W STK6H " <td></td> <td></td> <td>-</td> <td>-</td> <td>-</td> <td></td> <td></td> <td></td> <td>STKPB0</td> <td></td> <td>STKP stack pointer</td>			-	-	-				STKPB0		STKP stack pointer
0F0H S7PC7 S7PC6 S7PC5 S7PC4 S7PC3 S7PC2 S7PC1 S7PC0 R/W STK7L 0F1H - - - - S7PC11 S7PC10 S7PC9 S7PC8 R/W STK7H 0F2H S6PC7 S6PC6 S6PC5 S6PC4 S6PC3 S6PC2 S6PC1 S6PC0 R/W STK6L 0F3H - - - - S6PC11 S6PC10 S6PC9 S6PC8 R/W STK6H " " " " " " " " " " "			@HL6	@HL5	@HL4	@HL3	@HL2	@HL1	@HL0	R/W	@HL index pointer
0F1H - - - S7PC11 S7PC10 S7PC9 S7PC8 R/W STK7H 0F2H S6PC7 S6PC6 S6PC5 S6PC4 S6PC3 S6PC2 S6PC1 S6PC0 R/W STK6L 0F3H - - - - S6PC11 S6PC10 S6PC9 S6PC8 R/W STK6H "	0E7H	@YZ7	@YZ6	@YZ5	@YZ4	@YZ3	@YZ2	@YZ1	@YZ0	R/W	@YZ index pointer
0F2H S6PC7 S6PC6 S6PC5 S6PC4 S6PC3 S6PC2 S6PC1 S6PC0 R/W STK6L 0F3H - - - - S6PC11 S6PC10 S6PC9 S6PC8 R/W STK6H " <t< td=""><td>0F0H</td><td>S7PC7</td><td>S7PC6</td><td>S7PC5</td><td>S7PC4</td><td>S7PC3</td><td>S7PC2</td><td>S7PC1</td><td>S7PC0</td><td>R/W</td><td>STK7L</td></t<>	0F0H	S7PC7	S7PC6	S7PC5	S7PC4	S7PC3	S7PC2	S7PC1	S7PC0	R/W	STK7L
0F3H - - - S6PC11 S6PC10 S6PC9 S6PC8 R/W STK6H "	0F1H	-	1	-	-	S7PC11	S7PC10	S7PC9	S7PC8	R/W	STK7H
""" """ """ """ """ """ """ """ """ """ """ """ """ """ """ """ """ "" """	0F2H	S6PC7	S6PC6	S6PC5	S6PC4	S6PC3	S6PC2	S6PC1	S6PC0	R/W	STK6L
" " " " " " " " " " " " " " " " " " "	0F3H	-	ı	-	-	S6PC11	S6PC10	S6PC9		R/W	STK6H
0FCH S1PC7 S1PC6 S1PC5 S1PC4 S1PC3 S1PC2 S1PC1 S1PC0 R/W STK1L 0FDH - - - - S1PC11 S1PC10 S1PC9 S1PC8 R/W STK1H 0FEH S0PC7 S0PC6 S0PC5 S0PC4 S0PC3 S0PC2 S0PC1 S0PC0 R/W STK0L											
0FDH - - - S1PC11 S1PC10 S1PC9 S1PC8 R/W STK1H 0FEH S0PC7 S0PC6 S0PC5 S0PC4 S0PC3 S0PC2 S0PC1 S0PC0 R/W STK0L										"	
0FEH S0PC7 S0PC6 S0PC5 S0PC4 S0PC3 S0PC2 S0PC1 S0PC0 R/W STK0L		S1PC7	S1PC6	S1PC5	S1PC4						
		-	-	-	-						
0FFH - - - S0PC11 S0PC10 S0PC9 S0PC8 R/W STK0H		S0PC7	S0PC6	S0PC5	S0PC4						
	0FFH	-	-	-	-	S0PC11	S0PC10	S0PC9	S0PC8	R/W	STK0H

Table 4-2. SN8A1506A Bit System Register Table

Note

- a): To avoid system error, please sure to put all the "0" as it indicates in the above table.
- b). All of register names had been declared in SN8ASM assembler.
- c). One-bit name had been declared in SN8ASM assembler with "F" prefix code.
- d). "b0bset", "b0bclr", "bset", "bclr" of instructions just only support "R/W" registers.



SN8A1507A

SNOATSU	711									
Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Remarks
080H	LBIT7	LBIT6	LBIT5	LBIT4	LBIT3	LBIT2	LBIT1	LBIT0	R/W	L
081H	HBIT7	HBIT6	HBIT5	HBIT4	HBIT3	HBIT2	HBIT1	HBIT0	R/W	Н
082H	RBIT7	RBIT6	RBIT5	RBIT4	RBIT3	RBIT2	RBIT1	RBIT0	R/W	R
083H	ZBIT7	ZBIT6	ZBIT5	ZBIT4	ZBIT3	ZBIT2	ZBIT1	ZBIT0	R/W	Z
084H	YBIT7	YBIT6	YBIT5	YBIT4	YBIT3	YBIT2	YBIT1	YBIT0	R/W	Υ
085H	XBIT7	XBIT6	XBIT5	XBIT4	XBIT3	XBIT2	XBIT1	XBIT0	R/W	Х
086H	-	-	-	-	-	С	DC	Z	R/W	PFLAG
0BEH	-	-	PUR5	PUR4	-	PUR2	PUR1	PUR0	W	PUR
0BFH	PEDGEN	-	-	P00G1	P00G0	-	-	-	R/W	PEDGE
0C0H	P17W	P16W	P15W	P14W	P13W	P12W	P11W	P10W	W	P1W wakeup register
0C1H	P17M	P16M	P15M	P14M	P13M	P12M	P11M	P10M	R/W	P1M I/O direction
0C2H	P27M	P26M	P25M	P24M	P23M	P22M	P21M	P20M	R/W	P2M I/O direction
0C4H	P47M	P46M	P45M	P44M	P43M	P42M	P41M	P40M	R/W	P4M I/O direction
0C5H	P57M	P56M	P55M	P54M	P53M	P52M	P51M	P50M	R/W	P5M I/O direction
0C8H	0	0	TC0IRQ	TOIRQ	0	P02IRQ	P01IRQ	P00IRQ	R/W	INTRQ
0C9H	0	0	TC0IEN	T0IEN	0	P02IEN	P01IEN	P00IEN	R/W	INTEN
0CAH	0	WDRST	WDRate	CPUM1	CPUM0	CLKMD	STPHX	0	R/W	OSCM
0CDH	TC0R7	TC0R6	TC0R5	TC0R4	TC0R3	TC0R2	TC0R1	TC0R0	W	TC0R
0CEH	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	R/W	PCL
0CFH	-	-	-	-	PC11	PC10	PC9	PC8	R/W	PCH
0D0H	-	-	-	-	-	P02	P01	P00	R	P0 data buffer
0D1H	P17	P16	P15	P14	P13	P12	P11	P10	R/W	P1 data buffer
0D2H	P27	P26	P25	P24	P23	P22	P21	P20	R/W	P2 data buffer
0D4H	P47	P46	P45	P44	P43	P42	P41	P40	R/W	P4 data buffer
0D5H	P57	P56	P55	P54	P53	P52	P51	P50	R/W	P5 data buffer
0D8H	T0ENB	T0rate2	T0rate1	T0rate0	-	-	TC0GN	-	R/W	TOM
0D9H	T0C7	T0C6	T0C5	T0C4	T0C3	T0C2	T0C1	T0C0	R/W	T0C
0DAH	TC0ENB	TC0rate2	TC0rate1	TC0rate0	0	ALOAD0	TC0OUT	PWM0OUT	R/W	TC0M
0DBH	TC0C7	TC0C6	TC0C5	TC0C4	TC0C3	TC0C2	TC0C1	TC0C0	R/W	TC0C
0DFH	GIE	-	-	-	STKPB3	STKPB2	STKPB1	STKPB0	R/W	STKP stack pointer
0E6H	@HL7	@HL6	@HL5	@HL4	@HL3	@HL2	@HL1	@HL0	R/W	@HL index pointer
0E7H	@YZ7	@YZ6	@YZ5	@YZ4	@YZ3	@YZ2	@YZ1	@YZ0	R/W	@YZ index pointer
0F0H	S7PC7	S7PC6	S7PC5	S7PC4	S7PC3	S7PC2	S7PC1	S7PC0	R/W	STK7L
0F1H	-	-	-	-	S7PC11	S7PC10		S7PC8	R/W	STK7H
0F2H	S6PC7	S6PC6	S6PC5	S6PC4	S6PC3	S6PC2	S6PC1	S6PC0	R/W	STK6L
0F3H	-	-	-	-	S6PC11	S6PC10	S6PC9	S6PC8	R/W	STK6H
"	"	"	"	"	"	"	"	"	"	u
"	"	"	"	"	"	"	"	"	66	"
0FCH	S1PC7	S1PC6	S1PC5	S1PC4	S1PC3	S1PC2	S1PC1	S1PC0	R/W	STK1L
0FDH	-	-	-	-		S1PC10	S1PC9	S1PC8	R/W	STK1H
0FEH	S0PC7	S0PC6	S0PC5	S0PC4	S0PC3	S0PC2	S0PC1	S0PC0	R/W	STK0L
0FFH						S0PC10	S0PC9	S0PC8	R/W	STK0H

Table 4-3. SN8A1507A Bit System Register Table

Note

- a): To avoid system error, please sure to put all the "0" as it indicates in the above table.
- b). All of register names had been declared in SN8ASM assembler.
- c). One-bit name had been declared in SN8ASM assembler with "F" prefix code.
- d). "b0bset", "b0bclr", "bset", "bclr" of instructions just only support "R/W" registers.



SYSTEM REGISTER DESCRIPTION

L – Working Register

080H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
L	LBIT7	LBIT6	LBIT5	LBIT4	LBIT3	LBIT2	LBIT1	LBIT0
	R/W							
After reset	0	0	0	0	0	0	0	0

- 1. Working register.
- 2. Index pointer addressing low byte address.



H – Working Register

081H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Н	HBIT7	HBIT6	HBIT5	HBIT4	HBIT3	HBIT2	HBIT1	HBIT0
	R/W							
After reset	0	0	0	0	0	0	0	0

- 1. Working register.
- 2. Index pointer addressing middle byte address.



R – Working Register

082H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
R	RBIT7	RBIT6	RBIT5	RBIT4	RBIT3	RBIT2	RBIT1	RBIT0
	R/W							
After reset	0	0	0	0	0	0	0	0

- 1. Working register.
- 2. Look-up table to store high byte data after MOVC instruction executing.



Z – Working Register

083H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Z	ZBIT7	ZBIT6	ZBIT5	ZBIT4	ZBIT3	ZBIT2	ZBIT1	ZBIT0
	R/W							
After reset	0	0	0	0	0	0	0	0

- 1. Working register.
- 2. Index pointer addressing low byte address.
- 3. Look-up table function to address low byte address.





Y – Working Register

084H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Υ	YBIT7	YBIT6	YBIT5	YBIT4	YBIT3	YBIT2	YBIT1	YBIT0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

- 1. Working register.
- 2. Index pointer addressing middle byte address.
- 3. Look-up table function to address middle byte address.



X – Working Register

085H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Х	XBIT7	XBIT6	XBIT5	XBIT4	XBIT3	XBIT2	XBIT1	XBIT0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

- 1. Working register.
- 2. Index pointer addressing high byte address.
- 3. Look-up table function to address high byte address.





PFLAG – Working Register

086H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	-	-	-	-	-	С	DC	Z
Read/Write	-	-	-	-	-	R/W	R/W	R/W
After reset	-	-	-	-	-	0	0	0

Bit3~Bit7 Undefined

C Carry Flag

0	Executed arithmetic addition without occurring carry signal.
	Executed arithmetic subtraction with borrowing signal.
	Executed rotation instruction with shifting out logic "0".
1	Executed arithmetic addition with occurring carry signal.
	Executed arithmetic subtraction without borrowing signal.
	Executed rotation instruction with shifting out logic "1".

D Decimal Carry Flag

0	Executed arithmetic addition without occurring signal from low nibble.
	Executed arithmetic subtraction with borrow signal from high nibble.
1	Executed arithmetic addition with occurring signal from low nibble.
	Executed arithmetic subtraction without borrow signal from high nibble.

Z Zero Flag

0	After operation, the content of ACC is not zero.
1	After operation, the content of ACC is zero.



PUR – Port Pull-up Resistor Register

0BEH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PUR	-	-	PUR5	PUR4	-	PUR2	PUR1	PUR0
Read/Write	-	-	W	W	-	W	W	W
After reset	-	-	0	0	-	0	0	0

Bit3,Bit6,Bit7

Undefine

PUR5 Port 5 Pull-up Resistor Control Bit

0	Disable pull-up resistor.
1	Enable pull-up resistor.

PUR4 Port 4 Pull-up Resistor Control Bit

0	Disable pull-up resistor.
1	Enable pull-up resistor.

PUR2 Port 2 Pull-up Resistor Control Bit

0	Disable pull-up resistor.
1	Enable pull-up resistor.

PUR1 Port 1 Pull-up Resistor Control Bit

0	Disable pull-up resistor.
1	Enable pull-up resistor.

PUR0 Port 0 Pull-up Resistor Control Bit

0	Disable pull-up resistor.
1	Enable pull-up resistor.



PEDGE – Port 0, Port 1 Edge Register

0BFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PEDGE	PEDGEN	-	-	P00G1	P00G0	-	-	-
Read/Write	W	-	-	W	W	-	-	-
After reset	0	-	-	0	0	-	-	-

Bit0~Bit2,Bit5,Bit6 Undefine

PEDGE Port Edge Function Control Bit

0	Disable port edge function.
	Port 0 interrupt by the falling edge, and wakeup function with low level.
	Port 1 wakeup function by the low level.
1	Enable port edge function.
	Port 0.0 interrupt and wakeup function by the rising edge, falling edge and
	both directions.
	P0.1, P0.2 interrupt and wakeup function by rising/falling bi-direction.
	Port 1 wakeup function by rising/falling bi-direction.

P00G1,P00G0 Port 0 Edge Direction Select Bits

00	Reserved.				
01	Rising edge.				
10	Falling Edge.				
11	Rising/falling bi-direction.				

> Note: P00G1 and P00G0 function working must be under PEDGE = 1 condition.



P1W – Port 1 Wakeup Function Register

SN8P1506

0C0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1W	0	0	P15W	P14W	P13W	P12W	P11W	P10W
Read/Write	-	-	R/W	R/W	R/W	R/W	R/W	R/W
After reset	-	-	0	0	0	0	0	0

Bit7~Bit6 Undefine

P15W~P10W Bit 5~Bit0 of Port 1 Wakeup Function Control Bit

0	Disable P1.5~P1.0 wakeup function.
1	Enable P1.5~P1.0 wakeup function.

SN8P1507

0C0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1W	P17W	P16W	P15W	P14W	P13W	P12W	P11W	P10W
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

P17W~P10W Bit 7~Bit0 of Port 1 Wakeup Function Control Bit

0	Disable P1.7~P1.0 wakeup function.
1	Enable P1.7~P1.0 wakeup function.



P1M – Port 1 Input/Output Direction Register

SN8P1506

0C1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1M	0	0	P15M	P14M	P13M	P12M	P11M	P10M
Read/Write	-	-	R/W	R/W	R/W	R/W	R/W	R/W
After reset	-	-	0	0	0	0	0	0

Bit6~Bit7 Undefined

P15M~P10M Bit 5~Bit0 of Port 1 Input/Output Direction Control Bit

0	Set P1.5~P1.0 to input direction.
1	Set P1.5~P1.0 to output direction.

SN8P1507

0C1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1M	P17M	P16M	P15M	P14M	P13M	P12M	P11M	P10M
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

P17M~P10M

Bit 7~Bit0 of Port 1 Input/Output Direction Control Bit

0	Set P1.7~P1.0 to input direction.
1	Set P1.7~P1.0 to output direction.



P2M – Port 2 Input/Output Direction Register

SN8A1506A

0C2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2M	0	P26M	P25M	P24M	P23M	P22M	P21M	P20M
Read/Write	-	R/W						
After reset	-	0	0	0	0	0	0	0

Bit7 Undefine

P26M~P20M Bit 6~Bit0 of Port 2 Input/Output Direction Control Bit

0	Set P2.6~P2.0 to input direction.
1	Set P2.6~P2.0 to output direction.

SN8A1507A

0C2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2M	P27M	P26M	P25M	P24M	P23M	P22M	P21M	P20M
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

P27M~P20M Bit 7~Bit0 of Port 2 Input/Output Direction Control Bit

0	Set P2.7~P2.0 to input direction.
1	Set P2.7~P2.0 to output direction.



P4M – Port 4 Input/Output Direction Register

0C4H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P4M	P47M	P46M	P45M	P44M	P43M	P42M	P41M	P40M
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

P47M~P40M

Bit 7~Bit0 of Port 4 Input/Output Direction Control Bit

	·
0	Set P4.7~P4.0 to input direction.
1	Set P4.7~P4.0 to output direction.



P5M – Port 5 Input/Output Direction Register

0C5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5M	P57M	P56M	P55M	P54M	P53M	P52M	P51M	P50M
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

P57M~P50M

Bit 7~Bit0 of Port 5 Input/Output Direction Control Bit

0	Set P5.7~P5.0 to input direction.
1	Set P5.7~P5.0 to output direction.



INTRQ – Interrupt Request Flag Register

0C8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTRQ	0	0	TC0IRQ	T0IRQ	0	P02IRQ	P01IRQ	P00IRQ
Read/Write	-	-	R/W	R/W	-	R/W	R/W	R/W
After reset	-	-	0	0	-	0	0	0

Bit3,6,7 Undefined

TC0IRQ TC0 Interrupt Request Flag

	· · · · · · · · · · · · · · · · · · ·
0	No interrupt Request.
1	Occur Interrupt Request.

T0IRQ T0 Interrupt Request Flag

0	No interrupt Request.
1	Occur Interrupt Request.

P02IRQ P0.2 (INT2) Interrupt Request Flag

0	No interrupt Request.
1	Occur Interrupt Request.

P01IRQ P0.1 (INT1) Interrupt Request Flag

	<i>,</i>
0	No interrupt Request.
1	Occur Interrupt Request.

P00IRQ P0.0 (INT0) Interrupt Request Flag

0	No interrupt Request.
1	Occur Interrupt Request.



INTEN – Interrupt Request Control Register

0C9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTEN	0	0	TC0IEN	TOIEN	0	P02IEN	P01IEN	P00IEN
Read/Write	-	1	R/W	R/W	-	R/W	R/W	R/W
After reset	-	-	0	0	-	0	0	0

Bit3,6,7 Undefine

TC0IEN TC0 Interrupt Request Control Bit

0	Enable interrupt Request.
1	Disable Interrupt Request.

TOIEN TO Interrupt Request Control Bit

0	Enable interrupt Request.
1	Disable Interrupt Request.

P02IEN P02 Interrupt Request Control Bit

	•
0	Enable interrupt Request.
1	Disable Interrupt Request.

P01IEN P01 Interrupt Request Control Bit

0	Enable interrupt Request.
1	Disable Interrupt Request.

P00IEN P00 Interrupt Request Control Bit

0	Enable interrupt Request.
1	Disable Interrupt Request.



OSCM – Oscillator Register

0CAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OSCM	0	WDRST	Wdrate	CPUM1	CPUM0	CLKMD	STPHX	0
Read/Write	-	R/W	R/W	R/W	R/W	R/W	R/W	-
After reset	-	0	0	0	0	0	0	-

Bit7, 0 Undefined, Always writes "0"

Bit0 Empty Space

1	Always logic high.

WDRST Watchdog Timer Reset Control Bit

0	WDT free run.
1	Clear watchdog timer's counter.

WDRATE WDT's Rate Select Bit.

0	14 th . Watchdog over flow time = 1 / (Fcpu ÷ 2 ¹⁴ ÷ 16)
1	8^{th} . Watchdog over flow time = 1 / (Fcpu \div $2^8 \div$ 16)

CPUM1,CPUM0 System Operating Mode Select Bit

00	Normal mode.
01	Power down mode. (Sleep mode)
10	Green mode.
11	Reserved.

CLKMD System High/Low Speed Mode Select Bit

0	Normal mode. (dual clock).
1	Internal low clock. (RC 16KHz, 3V)

STPHX External High Oscillator Control Bit

0	External high oscillator free run.
1	Stop External high oscillator.



TC0R - TC0 Reload Data Register

0CDH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0R	TC0R7	TC0R6	TC0R5	TC0R4	TC0R3	TC0R2	TC0R1	TC0R0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

Function:

1. Store TC0 reload data for auto reload function, PWM and buzzer output.



PCL – Program Counter Low Byte Register

0CEH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PCL	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

Function:

1. Store program counter (PC) low byte data.



PCH – Program Counter High Byte Register

Undefined

0CFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PCH	-	-	-	-	PC11	PC10	PC9	PC8
Read/Write	-	-	-	-	R/W	R/W	R/W	R/W
After reset	-	-	-	-	0	0	0	0

Bit4~Bit7

Function:

1. Store program counter (PC) high byte data.



P0 - Port 0 Data Register

0D0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0	-	-	-	-	-	P02	P01	P00
Read/Write	-	-	-	-	-	R	R	R
After reset	-	-	0	0	0	0	0	0

Bit3~Bit7 Undefined

P00~P02 P0.0 ~ P0.2 Data Buffer

0	Data 0.
1	Data 1.

> Note: Port 0 is input only port. The P0 register is read only register. Using write instruction to write data into P0 register will occur error message as compiling.



P1 - Port 1 Data Register

SN8A1506A

0D1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1	-	-	P15	P14	P13	P12	P11	P10
Read/Write	-	-	R/W	R/W	R/W	R/W	R/W	R/W
After reset	-	-	0	0	0	0	0	0

Bit6~Bit7 Undefined

P10~P15 P1.0 ~ P1.5 Data Buffer

0	Data 0.
1	Data 1.

SN8A1507A

0D1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1	P17	P17	P15	P14	P13	P12	P11	P10
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

P10~P17 P1.0 ~ P1.7 Data Buffer

0	Data 0.
1	Data 1.

> Note: In input direction, the read instructions get P1 data from external condition and the write instructions put data into the latch buffer of P1. In output direction, the read and write instructions access P1 data through P1 latch buffer.



P2 - Port 2 Data Register

SN8A1506A

0D2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2	-	P26	P25	P24	P23	P22	P21	P20
Read/Write	-	R/W						
After reset	-	0	0	0	0	0	0	0

Bit7 Undefined

P20~P26 P2.0 ~ P2.6 Data Buffer

0	Data 0.
1	Data 1.

SN8A1507A

0D2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2	P27	P26	P25	P24	P23	P22	P21	P20
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

P20~P27 P2.0 ~ P2.7 Data Buffer

0	Data 0.
1	Data 1.

Note: In input direction, the read instructions get P2 data from external condition and the write instructions put data into the latch buffer of P2. In output direction, the read and write instructions access P2 data through P2 latch buffer.



P4 - Port 4 Data Register

0D4H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P4	P47	P46	P45	P44	P43	P42	P41	P40
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

P40~P47

P4.0 ~ P4.7 Data Buffer

0	Data 0.
1	Data 1.

Note: In input direction, the read instructions get P4 data from external condition and the write instructions put data into the latch buffer of P4. In output direction, the read and write instructions access P4 data through P4 latch buffer.



P5 - Port 5 Data Register

0D5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5	P57	P56	P55	P54	P53	P52	P51	P50
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

P50~P57

P5.0 ~ P5.7 Data Buffer

0	Data 0.
1	Data 1.

> Note: In input direction, the read instructions get P5 data from external condition and the write instructions put data into the latch buffer of P5. In output direction, the read and write instructions access P5 data through P5 latch buffer.



T0M – T0 Basic Timer Register

0D8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TOM	T0ENB	T0rate2	T0rate1	T0rate0	0	0	TC0GN	0
Read/Write	R/W	R/W	R/W	R/W	-	-	R/W	-
After reset	0	0	0	0	-	-	0	-

Bit 0,2,3 Undefined

TOENB TO Timer Control Bit

0	Disable T0 and T0 timer stop counting.
1	Enable T0 and T0 timer start to count.

T0rate2~T0rate0 T0's Clock Source Select Bits

000	Fcpu/256.
001	Fcpu/128.
010	Fcpu/64.
011	Fcpu/32.
100	Fcpu/16.
101	Fcpu/8.
110	Fcpu/4.
111	Fcpu/2.

TC0GN TC0 Green Wakeup Function Control Bit

0	Disable TC0 green mode wakeup function.
1	Enable TC0 green mode wakeup function.



T0C - T0 Timer's Counting Register

0D9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T0C	T0C7	T0C6	T0C5	T0C4	T0C3	T0C2	T0C1	T0C0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

Function:

1. Store T0 timer's counter value. The equation of T0C is as following.

TOC initial value = 256 - (T0 interrupt interval time * input clock)

The input clock is controlled by T0rate0~T0rate2 bits. The T0 interrupt interval time is user's desire value.

2. The maximum interval time of T0 interrupt as follow:

T0rate	T0 Input Clock	High speed mode (fcpu = 3.58MHz / 4)	
Totale	TO Input Clock	Max overflow interval	One step = max/256
000	fcpu/256	73.2 ms	286us
001	fcpu/128	36.6 ms	143us
010	fcpu/64	18.3 ms	71.5us
011	fcpu/32	9.15 ms	35.8us
100	fcpu/16	4.57ms	17.9us
101	fcpu/8	2.28ms	8.94us
110	fcpu/4	1.14ms	4.47us
111	fcpu/2	0.57ms	2.23us



TC0M – TC0 Timer Counter Register

0DAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0M	TC0ENB	TC0rate2	TC0rate1	TC0rate0	0	ALOAD0	TC0OUT	PWM0OUT
Read/Write	R/W	R/W	R/W	R/W	-	R/W	R/W	R/W
After reset	0	0	0	0	-	0	0	0

Bit3 Undefined

> Note: This Bit must set to 0 or the system might be error.

TC0ENB TC0 Timer Control Bit

0	Disable TC0 and TC0 timer stop counting.
1	Enable TC0 and TC0 timer start to count.

TC0rate2~TC0rate0 TC0's Clock Source Select Bits

000	Fcpu/256.
001	Fcpu/128.
010	Fcpu/64.
011	Fcpu/32.
100	Fcpu/16.
101	Fcpu/8.
110	Fcpu/4.
111	Fcpu/2.

ALOADO TC0 Auto Reload Function Control Bit

0	Disable Auto reload function.
1	Enable Auto reload function.

➤ Note: The PWM0OUT and TC0OUT functions must be with "ALOAD0 = 1".

TC0OUT TC0 Time Out Toggle Signal Control Bit

0	Disable TC0 signal output and enable P5.4's I/O function.
1	Enable TC0 signal output and disable P5.4's I/O function.

➤ Note: While "TC0OUT = 1", PWM0OUT is set to "0" automatically.

PWM0OUT PWM0 Output Control Bit

0	Disable PWM0 output function and enable P5.4's I/O function.
1	Enable PWM0 output function and disable P5.4's I/O function.

Note: The TC0OUT must be set to "0" before the PWM0OUT enable.



TC0C – TC0 Timer's Counting Register

0DBH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0C	TC0C7	TC0C6	TC0C5	TC0C4	TC0C3	TC0C2	TC0C1	TC0C0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

Function:

1. Store TC0 timer's counter value. The equation of TC0C is as following.

TC0C initial value = 256 - (TC0 interrupt interval time * input clock)

The input clock is controlled by TC0rate0~TC0rate2 bits. The TC0 interrupt interval time is user's desire value.

2. The maximum interval time of TC0 interrupt as follow:

TC0rate	TC0 Input Clock	High speed mode (fcpu = 3.58MHz / 4)				
Totale	TOO IIIput Clock	Max overflow interval	One step = max/256			
000	fcpu/256	73.2 ms	286us			
001	fcpu/128	36.6 ms	143us			
010	fcpu/64	18.3 ms	71.5us			
011	fcpu/32	9.15 ms	35.8us			
100	fcpu/16	4.57ms	17.9us			
101	fcpu/8	2.28ms	8.94us			
110	fcpu/4	1.14ms	4.47us			
111	fcpu/2	0.57ms	2.23us			



STKP – Stack Pointer Register

0DFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKP	GIE	-	-	-	STKPB3	STKPB2	STKPB1	STKPB0
Read/Write	R/W	-	-	-	R/W	R/W	R/W	R/W
After reset	0	-	-	-	1	1	1	1

Bit4~Bit6 Undefined

GIE Global Interrupt Control Bit

0	Disable all interrupt service request.
1	Enable interrupt service request.

STKPB0~STKPB3 Stack Pointer Indicator Bits

1111	Stack level 0.
1110	Stack level 1.
1101	Stack level 2.
1100	Stack level 3.
1011	Stack level 4.
1010	Stack level 5.
1001	Stack level 6.
1000	Stack level 7.
0111	Stack level 8.

> Note: The stack pointer initial value is "1111b" (STKPB0~STKPB3).



@HL - Index Data Buffer Register

0E6H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
@HL	@HL7	@HL6	@HL5	@HL4	@HL3	@HL2	@HL1	@HL0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

^{1. @}HL data buffer is for Indirectly addressing mode to access data. @HL content is the RAM data indexed by H, L working registers.



@YZ – Index Data Buffer Register

0E7H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
@YZ	@YZ7	@YZ6	@YZ5	@YZ4	@YZ3	@YZ2	@YZ1	@YZ0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

^{1. @}YZ data buffer is for Indirectly addressing mode to access data. @YZ content is the RAM data indexed by Y, Z working registers.



5 POWER ON RESET

OVERVIEW

SN8A1500 provides two system resets. One is external reset and the other is low voltage detector (LVD). The external reset is a simple RC circuit connecting to the reset pin. The low voltage detector (LVD) is built in internal circuit. When one of the reset devices occurs, the system will reset and the system registers become initial value. The timing diagram is as following.




Figure 5-1 Power on Reset Timing Diagram



EXTERNAL RESET DESCRIPTION

The external reset is a low level active device. The reset pin receives the low voltage and resets the system. When the voltage detects high level, it stops resetting the system. Users can use an external reset circuit to control system operation. It is necessary that the VDD must be stable.




Figure 5-2 External Reset Timing Diagram

Users must to be sure the VDD stable earlier than external reset (Figure 5-2) or the external reset will fail. The external reset circuit is a simple RC circuit as following.




Figure 5-3. External Reset Circuit



In worse-power condition as brown out reset. The reset pin may keep high level but the VDD is low voltage. That makes the system reset fail and chip error. To connect a diode from reset pin to VDD is a good solution. The circuit can force the capacitor to release electric charge and drop the voltage, and solve the error.




Figure 5-4. External Reset Circuit with Diode

LOW VOLTAGE DETECTOR (LVD) DESCRIPTION

The LVD is a low voltage detector. It detects VDD level and reset the system as the VDD lower than the desired voltage. The detect level is 1.8 V. If the VDD lower than 1.8 V, the system resets. The LVD function is controlled by code option. Users can turn on it for special application like worse power condition. LVD work with external reset function. They are OR active.




Figure 5-5. LVD Timing Diagram



6 oscillators

OVERVIEW

The SN8A1500 highly performs the dual clock micro-controller system. The dual clocks are high-speed clock and low-speed clock. The high-speed clock frequency is supplied through the external oscillator circuit. The low-speed clock frequency is supplied through on-chip RC oscillator circuit.

The external high-speed clock and the internal low-speed clock can be system clock (Fosc). And the system clock is divided by 4 to be the instruction cycle (Fcpu).

Fcpu = Fosc / 4

The system clock is required by the following peripheral modules:

- √ Basic timer (T0)
- ✓ Timer counter 0 (TC0)
- √ Watchdog timer
- ✓ PWM output (PWM0)
- ✓ Buzzer output (TC0OUT)

CLOCK BLOCK DIAGRAM




Figure 6-1. Clock Block Diagram

- > HXOSC: External high-speed clock.
- LXOSC: Internal low-speed clock.
- OSG: Oscillator safe guard.



OSCM REGISTER DESCRIPTION

The OSCM register is a oscillator control register. It can control oscillator select, system mode, watchdog timer clock source and rate.

OSCM initial value = 000x 000x

0CAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OSCM	0	WDRST	Wdrate	CPUM1	CPUM0	CLKMD	STPHX	0
Read/Write	-	R/W	R/W	R/W	R/W	R/W	R/W	-
After reset	-	0	0	0	0	0	0	-

STPHX: Eternal high-speed oscillator control bit. 0 = free run, 1 = stop. This bit just only controls external high-speed oscillator. If STPHX=1, the internal low-speed RC oscillator is still running.

CLKMD: System high/Low speed mode select bit. 0 = normal (dual) mode, 1 = slow mode.

CPUM1,CPUM0: CPU operating mode control bit. 00=normal, 01= sleep (power down) mode to turn off both high/low clock, 10=green mode, 11=reserved

> Notice: The bit 0, 7 of OSCM register must be "0", or the system will be error.



EXTERNAL HIGH-SPEED OSCILLATOR

SN8A1500 can be operated in four different oscillator modes. There are external RC oscillator modes, high crystal/resonator mode (12M code option), standard crystal/resonator mode (4M code option) and low crystal mode (32K code option). For different application, the users can select one of satiable oscillator mode by programming code option to generate system high-speed clock source after reset.

⇒ Example: Stop external high-speed oscillator.

BOBSET FSTPHX ; To stop external high-speed oscillator only.

BOBSET FCPUMO ; To stop external high-speed oscillator and internal low-speed

; oscillator called power down mode (sleep mode).

OSCILLATOR MODE CODE OPTION

SN8A1500 has four oscillator modes for different applications. These modes are 4M, 12M, 32K and RC. The main purpose is to support different oscillator types and frequencies. High-speed crystal needs more current but the low one doesn't. For crystals, there are three steps to select. If the oscillator is RC type, to select "RC" and the system will divide the frequency by 2 automatically. User can select oscillator mode from Code Option table before compiling. The table is as follow.

Code Option	Oscillator Mode	Remark				
00	RC mode	Output the Fcpu square wave from Xout pin.				
01	32K	32768Hz				
10 12M		12MHz ~ 16MHz				
11	4M	3.58MHz				

OSCILLATOR DEVIDE BY 2 CODE OPTION

SN8A1500 has an external clock divide by 2 function. It is a code option called "High_Clk / 2". If "High_Clk / 2" is enabled, the external clock frequency is divided by 8 for the Fcpu. Fcpu is equal to Fosc/8. If "High_Clk / 2" is disabled, the external clock frequency is divided by 4 for the Fcpu. The Fcpu is equal to Fosc/4.

> Note: In RC mode, "High_Clk / 2" is always enabled.

OSCILLATOR SAFE GUARD CODE OPTION

SN8A1500 builds in an oscillator safe guard (OSG) to make oscillator more stable. It is a low-pass filter circuit and stops high frequency noise into system from external oscillator circuit. This function makes system to work better under AC noisy conditions.



SYSTEM OSCILLATOR CIRCUITS




Figure 6-2. Crystal/Ceramic Oscillator




Figure 6-3. RC Oscillator




Figure 6-4. External clock input

- Note1: The VDD and VSS of external oscillator circuit must be from micro-controller. Don't connect them from power terminal.
- Note2: The external clock input mode can select RC type oscillator or crystal type oscillator of the code option and input the external clock into XIN pin.
- Note3: In RC type oscillator code option situation, the external clock's frequency is always divided by 2.
- Note4: The power and ground of external oscillator circuit must be connected from the micro-controller's VDD and VSS. It is necessary to step up the performance of the whole system.



External RC Oscillator Frequency Measurement

There are two ways to get the Fosc frequency of external RC oscillator. One measures the XOUT output waveform. Under external RC oscillator mode, the XOUT outputs the square waveform whose frequency is Fcpu. The other measures the external RC frequency by instruction cycle (Fcpu). The external RC frequency is the Fcpu multiplied by 4. We can get the Fosc frequency of external RC from the Fcpu frequency. The sub-routine to get Fcpu frequency of external oscillator is as the following.

Example: Fcpu instruction cycle of external oscillator

B0BSET	P1M.0	: Set P1.0 to be output mode for outputting Fcpu toggle signal.
DODOLI	1 1101.0	, Oct i 1.0 to be output inoue for outputting i opu toggie signal.

@@:

B0BSET P1.0 ; Output Fcpu toggle signal in low-speed clock mode. B0BCLR P1.0 ; Measure the Fcpu frequency by oscilloscope.

JMP @B



INTERNAL LOW-SPEED OSCILLATOR

The internal low-speed oscillator is built in the micro-controller. The low-speed clock's source is a RC type oscillator circuit. The low-speed clock can supplies clock for system clock, timer counter, watchdog timer, SIO clock source and so on.

⇒ Example: Stop internal low-speed oscillator.

B0BSET FCPUM0 ; To stop external high-speed oscillator and internal low-speed

; oscillator called power down mode (sleep mode).

Note: The internal low-speed clock can't be turned off individually. It is controlled by CPUM0 bit of OSCM register.

The low-speed oscillator uses RC type oscillator circuit. The frequency is affected by the voltage and temperature of the system. In common condition, the frequency of the RC oscillator is about 16KHz at 3V and 32KHz at 5V. The relative between the RC frequency and voltage is as following.




Figure 6-5. Internal RC vs. VDD Diagram

	B0BSET	P1M.0	; Set P1.0 to be output mode for outputting Fcpu toggle signal.
@ @.	B0BSET	FCLKMD	; Switch the system clock to internal low-speed clock mode.
@@:	B0BSET B0BCLR JMP	P1.0 P1.0 @B	; Output Fcpu toggle signal in low-speed clock mode. ; Measure the Fcpu frequency by oscilloscope.



SYSTEM MODE DESCRIPTION

OVERVIEW

The chip is featured with low power consumption by switching around three different modes as following.

- High-speed mode
- > Low-speed mode
- Power-down mode (Sleep mode)
- Green mode

In actual application, the user can adjust the chip's controller to work in these four modes by using OSCM register. At the high-speed mode, the instruction cycle (Fcpu) is Fosc/4. At the low-speed mode and 3V, the Fcpu is 16KHz/4.

NORMAL MODE

In normal mode, the system clock source is external high-speed clock. After power on, the system works under normal mode. The instruction cycle is fosc/4. When the external high-speed oscillator is 3.58MHz, the instruction cycle is 3.58MHz/4 = 895KHz. All software and hardware are executed and working. In normal mode, system can get into power down mode, slow mode and green mode.

SLOW MODE

In slow mode, the system clock source is internal low-speed RC clock. To set CLKMD = 1, the system gets into slow mode. In slow mode, the system works as normal mode but the clock slower. The system in slow mode can get into normal mode power down mode and green mode. To set STPHX = 1 to stop the external high-speed oscillator, and then the system consumes less power.

GREEN MODE

The green mode is a less power consumption mode. Under green mode, there are only T0 or TC0 still counting and the other hardware stopping. The external high-speed oscillator or internal low-speed oscillator is operating. To set CPUM1 = 1 and CPUM0 = 0, the system gets into green mode. The system can be waked up to last system mode by T0 or TC0 timer timeout and P0, P1 trigger signal.

The green mode provides a time-variable wakeup function. Users can decide wakeup time by setting T0 or TC0 timer. There are two channels into green mode. One is normal mode and the other is slow mode. In normal mode, the T0 and TC0 timers overflow time are very short. In slow mode, the overflow time is longer. Users can select appropriate situation for their applications. Under green mode, the power consumption is 5u amp in 3V condition.

POWER DOWN MODE

The power down mode is also called sleep mode. The chip stops working as sleeping status. The power consumption is very less almost to zero. The power down mode is usually applied to low power consuming system as battery power productions. To set CUPM0 = 1, the system gets into power down mode. The external high-speed and low-speed oscillators are turned off. The system can be waked up by P0, P1 trigger signal.



SYSTEM MODE CONTROL

SN8A1500 SYSTEM MODE BLOCK DIAGRAM




Figure 6-6. SN8A1500 System Mode Block Diagram

MODE	NORMAL	SLOW	Green	SLEEP	REMARK
HX osc. Running		By STPHX	By STPHX	Stop	
LX osc.	Running	Running	Running	Stop	
CPU instruction	Executing	Executing	Stop	Stop	
T0 timer	*Active	*Active	*Active	Inactive	*Active by program
TC0 timer	*Active	*Active	*Active	Inactive	Active by program
Watchdog timer	Active	Active	Inactive	Inactive	
Internal interrupt	All active	All active	TC0	All inactive	
External interrupt	All active	All active	All Active	All inactive	
Wakeup source	-	-	Port0, Port1, T0, TC0, Reset	P0, P1, Reset	

Table 6-1. Oscillator Operating Mode Description



SYSTEM MODE SWITCHING

Normal/Slow mode to power down (sleep) mode. CPUM0 = 1

> FCPUM0 **BOBSET** : Set CPUM0 = 1.

Note: In normal mode and slow mode, the CPUM1 = 0 and can omit to set CPUM1 = 0 routine.

Normal mode to slow mode.

BOBSET FCLKMD ;To set CLKMD = 1

BOBSET FSTPHX ;To stop external high-speed oscillator.

Note: To stop high-speed oscillator is not necessary and user can omit it.

Switch slow mode to normal mode (The external high-speed oscillator is still running)

B0BCLR FCLKMD :To set CLKMD = 0

Switch slow mode to normal mode (The external high-speed oscillator stops)

If external high clock stop and program want to switch back normal mode. It is necessary to delay at least 10mS for external clock stable.

> **B0BCLR FSTPHX** ; Turn on the external high-speed oscillator.

B0MOV Z, #27 ; If VDD = 5V, internal RC=32KHz (typical) will delay ; 0.125ms X 81 = 10.125ms for external clock stable @@: **DECMS**

> @B **JMP**

; Change the system back to the normal mode **B0BCLR FCLKMD**



Normal/Slow mode to green mode. CPUM1, CPUM0 = 10

System can return to the last mode by P0, P1, T0 and TC0 wakeup function.

Example: Go into Green mode.

B0BSET FCPUM1 ; To set CPUM1, CPUM0 = 10

- > Note: In normal mode or slow mode, the CPUM0 = 0 and can omit to set CPUM0 = 0 routine.
- Example: Go into Green mode and enable T0 wakeup function.

```
; Set T0 timer wakeup function.
               B0BCLR
                                                     ; To disable T0 interrupt service
                                FTOIEN
                                                     : To disable T0 timer
               B0BCLR
                                FT0ENB
               MOV
                                A,#20H
                                                     ; To set T0 clock = fcpu / 64
               B0MOV
                                TOM,A
               MOV
                                A,#74H
                                                     ; To set T0C initial value = 74H (To set T0 interval = 10 ms)
               B0MOV
                                T0C,A
               B0BCLR
                                FT0IEN
                                                     ; To disable T0 interrupt service
                                                     ; To clear T0 interrupt request
               B0BCLR
                                FT0IRQ
                                                     ; To enable T0 timer
               BOBSET
                                FT0ENB
; Go into green mode
                                FCPUM0
                                                     ;To set CPUMx = 10
               B0BCLR
               BOBSET
                                FCPUM1
```

- Note: If T0ENB = 0, T0 is without wakeup from green mode to normal/slow mode function.
- Example: Go into Green mode and enable TC0 wakeup function.

```
; Set TC0 timer wakeup function.
               B0BCLR
                               FTC0IEN
                                                    ; To disable TC0 interrupt service
               B0BCLR
                                                    To disable TC0 timer
                               FTC0ENB
               MOV
                               A,#20H
               B0MOV
                               TC0M,A
                                                    ; To set TC0 clock = fcpu / 64
               MOV
                               A.#74H
               B0MOV
                               TC0C,A
                                                    ; To set TC0C initial value = 74H (To set TC0 interval = 10
               B0BCLR
                               FTC0IEN
                                                    ; To disable TC0 interrupt service
                                                    ; To clear TC0 interrupt request
               B0BCLR
                               FTC0IRQ
                                                    ; To enable TC0 timer
               B0BSET
                               FTC0ENB
                               FTC0GN
                                                    ; To enable TC0 wakeup function
               BOBSET
: Go into green mode
               B0BCLR
                               FCPUM0
                                                    ;To set CPUMx = 10
               BOBSET
                               FCPUM1
```

> Note: If TC0ENB = 0 or TC0GN = 0, TC0 is without wakeup from green mode to normal/slow mode function.



WAKEUP TIME

OVERVIEW

The external high-speed oscillator needs a delay time from stopping to operating. The delay is very necessary and makes the oscillator to work stably. Some conditions during system operating, the external high-speed oscillator often runs and stops. Under these condition, the delay time for external high-speed oscillator restart is called wakeup time.

There are two conditions need wakeup time. One is power down mode to normal mode. The other one is slow mode to normal mode. For the first case, SN8A1500 provides 2048 oscillator clocks to be the wakeup time. But in the last case, users need to make the wakeup time by themselves.

HARDWARE WAKEUP

When the system is in power down mode (sleep mode), the external high-speed oscillator stops. For wakeup into normal, SN8A1500 provides 2048 external high-speed oscillator clocks to be the wakeup time for warming up the oscillator circuit. After the wakeup time, the system goes into the normal mode. The value of the wakeup time is as following.

The wakeup time = 1/Fosc * 2048 (sec)

⇒ Example: In power down mode (sleep mode), the system is waked up by P0 or P1 trigger signal. After the wakeup time, the system goes into normal mode. The wakeup time of P0, P1 wakeup function is as following.

The wakeup time = 1/Fosc * 2048 = 0.57 ms (Fosc = 3.58MHz)

The wakeup time = 1/Fosc * 2048 = 62.5 ms (Fosc=32768Hz)

Under power down mode (sleep mode), there are only I/O ports with wakeup function making the system to return normal mode. The Port 0 and Port 1 have wakeup function. Port 0's wakeup function always enables. The Port 1 controls by the P1W register.

P1W initial value = 0000 0000

0C0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1W	P17W	P16W	P15W	P14W	P13W	P12W	P11W	P10W
	W	W	W	W	W	W	W	W

P10W~P17W: Port 1 wakeup function control bits. 0 = none wakeup function, 1 = Enable each pin of Port 1 wakeup function.



In the SN8A1700, the wakeup trigger direction is control by PEDGE register. The PEDGE register only exists in the SN8A1707 MASK chip and control the Port 0 and Port 1 trigger direction.

PEDGE initial value = 0xx0 0xxx

0BFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PEDGE	PEDGEN	-	-	P00G1	P00G0	-	-	-
	R/W	-	-	R/W	R/W	-	-	-

PEDGEN: Port edge control bit.

- 0 = Disable port edge function. Port 0 is low level wakeup trigger and falling edge interrupt trigger. Port 1 is low level wakeup trigger.
- 1 = Enable port edge function. P0.0 wakeup and interrupt trigger is controlled by P00G1 and P00G0 bits. The other pins of Port 0 are bi-direction wakeup and interrupt trigger. Port 1 is bi-direction wakeup trigger.

P00G1, P00G0: Port 0.0 edge select bits. 00 = reserved, 01 = rising edge, 10 = falling edge, 11 = rising/falling bi-direction.



7 TIMERS COUNTERS

WATCHDOG TIMER (WDT)

The watchdog timer (WDT) is a binary up counter designed for monitoring program execution. If the program get into the unknown status by noise interference, WDT's overflow signal will reset this chip and restart operation. The instruction that clear the watch-dog timer (B0BSET FWDRST) should be executed at proper points in a program within a given period. If an instruction that clears the watchdog timer is not executed within the period and the watchdog timer overflows, reset signal is generated and system is restarted with reset status. In order to generate different output timings, the user can control watchdog timer by modifying Wdrate control bits of OSCM register. The watchdog timer will be disabled at green and power down modes.

OSCM initial value = 0000 000x

0CAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OSCM	0	WDRST	Wdrate	CPUM1	CPUM0	CLKMD	STPHX	-
	-	R/W	R/W	R/W	R/W	R/W	R/W	-

> Notice: The bit 7 must be "0", or the system will be error.

Wdrate: Watchdog timer rate select bit. 0 =14th, 1 = 8th.

WDRST: Watch dog timer reset bit. 0 = Non reset, 1 = clear the watchdog timer's counter.

	Wdrate	Watchdog timer overflow time
L	vvurate	External high-speed oscillator
	0	1 / (fcpu ÷ 2 ¹⁴ ÷ 16) = 293 ms, Fosc=3.58MHz
	U	1 / (fcpu ÷ 2 ¹⁴ ÷ 16) = 8 s, Fosc=32768Hz
	1	$1 / (fcpu \div 2^8 \div 16) = 4.5 ms, Fosc=3.58MHz$
	ı	$1 / (fcpu \div 2^8 \div 16) = 4.5 ms, Fosc=32768Hz$

Figure 7-1. Watchdog timer overflow time table

- > Note: The watch dog timer can be enabled or disabled by the code option.
- **○** Example: An operation of watch-dog timer is as following. To clear the watchdog timer's counter in the top of the main routine of the program.

Main:

B0BSET	FWDRST	; Clear the watchdog timer's counter.
CALL CALL	SUB1 SUB2	
	•	
•	•	
JMP	MAIN	



BASIC TIMER 0 (T0)

OVERVIEW

The basic timer (T0) is an 8-bit binary up counter. It uses T0M register to select T0C's input clock for counting a precision time. If the T0 timer has occur an overflow (from FFH to 00H), it will continue counting and issue a time-out signal to trigger T0 interrupt to request interrupt service. The main purposes of the T0 basic timer is as following.

> 8-bit programmable timer: Generates interrupts at specific time intervals based on the selected clock frequency.




Figure 7-2. Basic Timer T0 Block Diagram

TOM REGISTER DESCRIPTION

The T0M is the basic timer mode register which is a 8-bit read/write register and only used the high nibble. By loading different value into the T0M register, users can modify the basic timer clock dynamically as program executing.

Eight rates for T0 timer can be selected by T0RATE0 ~ T0RATE2 bits. The range is from fcpu/2 to fcpu/256. The T0M initial value is zero and the rate is fcpu/256. The bit7 of T0M called T0ENB is the control bit to start T0 timer. The combination of these bits is to determine the T0 timer clock frequency and the intervals.

TOM initial value = 0000 xxxx

0D8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TOM	T0ENB	T0RATE2	T0RATE1	T0RATE0	0	0	TC0GN	0
	R/W	R/W	R/W	R/W	-	-	R/W	-

T0ENB: T0 timer control bit. 0 = disable. 1 = enable.

T0RATE2~T0RATE0: The T0 timer's clock source select bits. 000 = fcpu/256, 001 = fcpu/128, ..., 110 = fcpu/4, 111 = fcpu/2.

TC0GN: TC0 green mode wakeup function control bit. 0 = disable, 1 = enable.



TOC COUNTING REGISTER

T0C is an 8-bit counter register for the basic timer (T0). T0C must be reset whenever the T0ENB is set "1" to start the basic timer. T0C is incremented by one with every clock pulse which frequency is determined by T0RATE0 ~ T0RATE2. When T0C has incremented to "0FFH", it will be cleared to "00H" in next clock and an overflow generated. Under T0 interrupt service request (T0IEN) enable condition, the T0 interrupt request flag will be set "1" and the system executes the interrupt service routine. The T0C has no auto reload function. After T0C overflow, the T0C is continuing counting. Users need to reset T0C value to get a accurate time.

TOC initial value = xxxx xxxx

	0D9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
I	T0C	T0C7	T0C6	T0C5	T0C4	T0C3	T0C2	T0C1	T0C0
Ī		R/W							

T0RATE	T0CLOCK	High speed mode (fo	cpu = 3.58MHz / 4)	Low speed mode (fcpu = 32768Hz / 4)		
TORATE	TOOLOGK	Max overflow interval	One step = max/256	Max overflow interval	One step = max/256	
000	fcpu/256	73.2 ms	286us	8000 ms	31.25 ms	
001	fcpu/128	36.6 ms	143us	4000 ms	15.63 ms	
010	fcpu/64	18.3 ms	71.5us	2000 ms	7.8 ms	
011	fcpu/32	/32 9.15 ms 35.8us		1000 ms	3.9 ms	
100	fcpu/16	4.57 ms	17.9us	500 ms	1.95 ms	
101	fcpu/8	2.28 ms	8.94us	250 ms	0.98 ms	
110	fcpu/4	1.14 ms	4.47us	125 ms	0.49 ms	
111	fcpu/2	0.57 ms	2.23us	62.5 ms	0.24 ms	

Figure 7-3. The Timing Table of Basic Timer T0.

The equation of T0C initial value is as following.

TOC initial value = 256 - (T0 interrupt interval time * input clock)

⇒ Example : To set 10ms interval time for T0 interrupt at 3.58MHz high-speed mode. T0C value (74H) = 256 - (10ms * fcpu/64)

```
T0C initial value = 256 - (T0 interrupt interval time * input clock)
= 256 - (10ms * 3.58 * 10<sup>6</sup> / 4 / 64)
= 256 - (10<sup>-2</sup> * 3.58 * 10<sup>6</sup> / 4 / 64)
= 116
= 74H
```



TO BASIC TIMER OPERATION SEQUENCE

The T0 basic timer's sequence of operation can be following.

- Set the T0C initial value to setup the interval time.
- > Set the T0ENB to be "1" to enable T0 basic timer.
- TOC is incremented by one with each clock pulse which frequency is corresponding to TOM selection.
- TOC overflow when TOC from FFH to 00H.
- When ToC overflow occur, the ToIRQ flag is set to be "1" by hardware.
- Execute the interrupt service routine.
- Users reset the ToC value and resume the T0 timer operation.

⇒ Example: Setup the T0M and T0C.

FT0IEN	; To disable T0 interrupt service
FT0ENB	; To disable T0 timer
A,#20H	;
T0M,A	; To set T0 clock = fcpu / 64
A,#74H	
TOC,A	; To set T0C initial value = 74H (To set T0 interval = 10 ms)
FT0IEN	; To enable T0 interrupt service
FT0IRQ	; To clear T0 interrupt request
FT0ENB	; To enable T0 timer
	FT0ENB A,#20H T0M,A A,#74H T0C,A FT0IEN FT0IRQ

⇒ Example: T0 interrupt service routine.

INT_SERVICE:	ORG JMP	8 INT_SERVICE	; Interrupt vector
	B0XCH PUSH	A, ACCBUF	; Store ACC value. ; Push
	B0BTS1 JMP	FT0IRQ EXIT_INT	; Check T0IRQ ; T0IRQ = 0, exit interrupt vector
	B0BCLR MOV B0MOV	FTOIRQ A,#74H TOC,A	; Reset T0IRQ ; Reload T0C
	•		; T0 interrupt service routine
	JMP	EXIT_INT	; End of T0 interrupt service routine and exit interrupt vector
EXIT_INT:			
	B0XCH PUSH	A, ACCBUF	; Store ACC value. ; Push

; Exit interrupt vector

RETI



TIMER COUNTER 0 (TC0)

OVERVIEW

The timer counter 0 (TC0) is used to generate an interrupt request when a specified time interval has elapsed. TC0 has a auto re-loadable counter that consists of two parts: an 8-bit reload register (TC0R) into which you write the counter reference value, and an 8-bit counter register (TC0C) whose value is automatically incremented by counter logic.




Figure 7-4. Timer Count TC0 Block Diagram

The main purposes of the TC0 timer counter is as following.

- > 8-bit programmable timer: Generates interrupts at specific time intervals based on the selected clock frequency.
- Arbitrary frequency output (Buzzer output): Outputs selectable clock frequencies to the TC0 output pin (P5.4), TC0OUT.
- **PWM function:** PWM output can be generated by the PWM0OUT bit and output to TC0OUT pin (P5.4).



TC0M MODE REGISTER

The TC0M is the timer counter mode register which is a 8-bit read/write register. By loading different value into the TC0M register, users can modify the timer counter clock frequency dynamically when program executing.

Eight rates for TC0 timer can be selected by TC0RATE0 ~ TC0RATE2 bits. The range is from fcpu/2 to fcpu/256. The TC0M initial value is zero and the rate is fcpu/256. The bit7 of TC0M called TC0ENB is the control bit to start TC0 timer. The combination of these bits is to determine the TC0 timer clock frequency and the intervals.

TCOM initial value = 0000 0000

	0DAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Γ	TC0M	TC0ENB	TC0RATE2	TC0RATE1	TC0RATE0	0	ALOAD0	TC0OUT	PWM0OUT
Γ		R/W	R/W	R/W	R/W	-	R/W	R/W	R/W

TC0ENB: TC0 counter/BZ0/PWM0OUT enable bit. 0 = disable, 1 = enable.

TC0RATE2~TC0RATE0: TC0 internal clock select bits. 000 = fcpu/256, 001 = fcpu/128, ..., 110 = fcpu/4, 111 = fcpu/2.

ALOAD0: TC0 auto-reload function control bit. 0 = none auto-reload, 1 = auto-reload.

TC0OUT: TC0 time-out toggle signal output control bit. 0 = To disable TC0 signal output and to enable P5.4's I/O function, 1 = To enable TC0's signal output and to disable P5.4's I/O function. (Auto-disable the PWM0OUT function.) PWM0OUT: TC0's PWM output control bit. 0 = To disable the PWM output, 1 = To enable the PWM output (The TC0OUT control bit must = 0)

- > Note: Bit3 must set to 0...
- Note: The ICE S8KC do not support the PWM0OUT and TC0OUT Function. The PWM0OUT and TC0OUT must use the S8KD ICE (or after) to verify the function.



TC0C COUNTING REGISTER

TC0C is an 8-bit counter register for the timer counter (TC0). TC0C must be reset whenever the TC0ENB is set "1" to start the timer counter. TC0C is incremented by one with a clock pulse which the frequency is determined by TC0RATE0 ~ TC0RATE2. When TC0C has incremented to "0FFH", it is will be cleared to "00H" in next clock and an overflow is generated. Under TC0 interrupt service request (TC0IEN) enable condition, the TC0 interrupt request flag will be set "1" and the system executes the interrupt service routine.

TC0C initial value = xxxx xxxx

0DBH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0C	TC0C7	TC0C6	TC0C5	TC0C4	TC0C3	TC0C2	TC0C1	TC0C0
	R/W							

TCORATE	TC0CLOCK	High speed mode (f	cpu = 3.58MHz / 4)	Low speed mode (for	cpu = 32768Hz / 4)
TOURATE	TOOCLOCK	Max overflow interval	One step = max/256	Max overflow interval	One step = max/256
000	fcpu/256	73.2 ms	286us	8000 ms	31.25 ms
001	fcpu/128	36.6 ms	143us	4000 ms	15.63 ms
010	fcpu/64	18.3 ms	71.5us	2000 ms	7.8 ms
011	fcpu/32	9.15 ms	35.8us	1000 ms	3.9 ms
100	fcpu/16	4.57 ms	17.9us	500 ms	1.95 ms
101	fcpu/8	2.28 ms	8.94us	250 ms	0.98 ms
110	fcpu/4	1.14 ms	4.47us	125 ms	0.49 ms
111	fcpu/2	0.57 ms	2.23us	62.5 ms	0.24 ms

Table 7-1. The Timing Table of Timer Count TC0

The equation of TC0C initial value is as following.

TC0C initial value = 256 - (TC0 interrupt interval time * input clock)

⇒ Example: To set 10ms interval time for TC0 interrupt at 3.58MHz high-speed mode. TC0C value (74H) = 256 - (10ms * fcpu/64)

```
TC0C initial value = 256 - (TC0 interrupt interval time * input clock)
= 256 - (10ms * 3.58 * 10<sup>6</sup> / 4 / 64)
= 256 - (10<sup>-2</sup> * 3.58 * 10<sup>6</sup> / 4 / 64)
= 116
= 74H
```



TC0R AUTO-LOAD REGISTER

TC0R is an 8-bit register for the TC0 auto-reload function. TC0R's value applies to TC0OUT and PWM0OUT functions. The TC0R operation needs to enable TC0 auto-load function (ALOAD0=1). Under TC0OUT and PWM0OUT applications, users must enable and set the TC0R register. The main purpose of TC0R is as following.

- Store the auto-reload value and set into TC0C when the TC0C overflow. (ALOAD0 = 1).
- Store the duty value of PWM0OUT function.

TCOR initial value = xxxx xxxx

0CDH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0R	TC0R7	TC0R6	TC0R5	TC0R4	TC0R3	TC0R2	TC0R1	TC0R0
	W	W	W	W	W	W	W	W

The equation of TC0R initial value is like TC0C as following.

TCOR initial value = 256 - (TCO interrupt interval time * input clock)

> Note: The TC0R is write-only register can't be process by INCMS, DECMS instructions.



TC0 TIMER COUNTER OPERATION SEQUENCE

The TC0 timer counter's sequence of operation can be following.

- > Set the TC0C initial value to setup the interval time.
- > Set the TC0ENB to be "1" to enable TC0 timer counter.
- > TC0C is incremented by one with each clock pulse which frequency is corresponding to T0M selection.
- TC0C overflow when TC0C from FFH to 00H.
- When TC0C overflow occur, the TC0IRQ flag is set to be "1" by hardware.
- Execute the interrupt service routine.
- > Users reset the TC0C value and resume the TC0 timer operation.

⇒ Example: Setup the TC0M and TC0C without auto-reload function.

B0BCLR	FTC0IEN	; To disable TC0 interrupt service
B0BCLR	FTC0ENB	; To disable TC0 timer
MOV	A,#20H	•
B0MOV	TC0M,A	; To set TC0 clock = fcpu / 64
MOV	A,#74H	; To set TC0C initial value = 74H
B0MOV	TC0C,A	;(To set TC0 interval = 10 ms)
B0BSET	FTC0IEN	; To enable TC0 interrupt service
B0BCLR	FTC0IRQ	; To clear TC0 interrupt request
B0BSET	FTC0ENB	; To enable TC0 timer

⇒ Example: Setup the TC0M and TC0C with auto-reload function.

B0BCLR	FTC0IEN	; To disable TC0 interrupt service
B0BCLR	FTC0ENB	; To disable TC0 timer
MOV	A,#20H	;
B0MOV	TC0M,A	; To set TC0 clock = fcpu / 64
MOV	A,#74H	; To set TC0C initial value = 74H
B0MOV	TC0C,A	; (To set TC0 interval = 10 ms)
B0MOV	TC0R,A	; To set TC0R auto-reload register
B0BSET	FTC0IEN	; To enable TC0 interrupt service
B0BCLR	FTC0IRQ	; To clear TC0 interrupt request
B0BSET	FTC0ENB	; To enable TC0 timer
B0BSET	ALOAD0	: To enable TC0 auto-reload function.



□ Example: TC0 interrupt service routine without auto-reload function.

ORG 8 ; Interrupt vector JMP INT_SERVICE

INT SERVICE:

B0XCH A, ACCBUF ; Store ACC value.

PUSH ; Push

B0BTS1 FTC0IRQ ; Check TC0IRQ

JMP EXIT_INT ; TC0IRQ = 0, exit interrupt vector

B0BCLR FTC0IRQ ; Reset TC0IRQ MOV A,#74H ; Reload TC0C

B0MOV TC0C,A ; TC0 interrupt service routine

JMP EXIT_INT ; End of TC0 interrupt service routine and exit interrupt

vector

. .

EXIT_INT:

POP ; Pop

BOXCH A, ACCBUF ; Restore ACC value.

RETI ; Exit interrupt vector

⊃ Example: TC0 interrupt service routine with auto-reload.

ORG 8 ; Interrupt vector

JMP INT_SERVICE

INT_SERVICE:

B0XCH A, ACCBUF ; Store ACC value.

PUSH ; Push

B0BTS1 FTC0IRQ ; Check TC0IRQ

JMP EXIT_INT ; TC0IRQ = 0, exit interrupt vector

B0BCLR FTC0IRQ ; Reset TC0IRQ

. ; TC0 interrupt service routine

, ,

JMP EXIT_INT ; End of TC0 interrupt service routine and exit interrupt

vector

EXIT_INT:

POP

POP ; Pop B0XCH A, ACCBUF ; Restore ACC value.

RETI ; Exit interrupt vector



TC0 CLOCK FREQUENCY OUTPUT (BUZZER)

TC0 timer counter provides a frequency output function. By setting the TC0 clock frequency, the clock signal is output to P5.4 and the P5.4 general purpose I/O function is auto-disable. The TC0 output signal divides by 2. The TC0 clock has many combinations and easily to make difference frequency. This function applies as buzzer output to output multi-frequency.




Figure 7-5. The TC0OUT Pulse Frequency

Example: Setup TC0OUT output from TC0 to TC0OUT (P5.4). The external high-speed clock is 4MHz. The TC0OUT frequency is 1KHz. Because the TC0OUT signal is divided by 2, set the TC0 clock to 2KHz. The TC0 clock source is from external oscillator clock. T0C rate is Fcpu/4. The TC0RATE2∼TC0RATE1 = 110. TC0C = TC0R = 131.

MOV B0MOV	A,#01100000B TC0M,A	; Set the TC0 rate to Fcpu/4
MOV B0MOV B0MOV	A,#131 TC0C,A TC0R,A	; Set the auto-reload reference value
BOBSET BOBSET BOBSET	FTC0OUT FALOAD0 FTC0ENB	; Enable TC0 output to P5.4 and disable P5.4 I/O function ; Enable TC0 auto-reload function : Enable TC0 timer



TC0OUT FREQUENCY TABLE

Fosc = 4MHz, TC0 Rate = Fcpu/8

TC0R	TC0OUT (KHz)								
0	0.2441	56	0.3125	112	0.4340	168	0.7102	224	1.9531
1	0.2451	57	0.3141	113	0.4371	169	0.7184	225	2.0161
2	0.2461	58	0.3157	114	0.4401	170	0.7267	226	2.0833
3	0.2470	59	0.3173	115	0.4433	171	0.7353	227	2.1552
4	0.2480	60	0.3189	116	0.4464	172	0.7440	228	2.2321
5	0.2490	61	0.3205	117	0.4496	173	0.7530	229	2.3148
6	0.2500	62	0.3222	118	0.4529	174	0.7622	230	2.4038
7	0.2510	63	0.3238	119	0.4562	175	0.7716	231	2.5000
8	0.2520	64	0.3255	120	0.4596	176	0.7813	232	2.6042
9	0.2530	65	0.3272	121	0.4630	177	0.7911	233	2.7174
10	0.2541	66	0.3289	122	0.4664	178	0.8013	234	2.8409
11	0.2551	67	0.3307	123	0.4699	179	0.8117	235	2.9762
12	0.2561	68	0.3324	124	0.4735	180	0.8224	236	3.1250
13	0.2572	69	0.3342	125	0.4771	181	0.8333	237	3.2895
14	0.2583	70	0.3360	126	0.4808	182	0.8446	238	3.4722
15	0.2593	71	0.3378	127	0.4845	183	0.8562	239	3.6765
16	0.2604	72	0.3397	128	0.4883	184	0.8681	240	3.9063
17	0.2615	73	0.3415	129	0.4921	185	0.8803	241	4.1667
18	0.2626	74	0.3434	130	0.4960	186	0.8929	242	4.4643
19	0.2637	75	0.3453	131	0.5000	187	0.9058	243	4.8077
20	0.2648	76	0.3472	132	0.5040	188	0.9191	244	5.2083
21	0.2660	77	0.3492	133	0.5081	189	0.9328	245	5.6818
22	0.2671	78	0.3511	134	0.5123	190	0.9470	246	6.2500
23	0.2682	79	0.3531	135	0.5165	191	0.9615	247	6.9444
24	0.2694	80	0.3551	136	0.5208	192	0.9766	248	7.8125
25	0.2706	81	0.3571	137	0.5252	193	0.9921	249	8.9286
26	0.2717	82	0.3592	138	0.5297	194	1.0081	250	10.4167
27	0.2729	83	0.3613	139	0.5342	195	1.0246	251	12.5000
28	0.2741	84	0.3634	140	0.5388	196	1.0417	252	15.6250
29	0.2753	85	0.3655	141	0.5435	197	1.0593	253	20.8333
30	0.2765	86	0.3676	142	0.5482	198	1.0776	254	31.2500
31	0.2778	87	0.3698	143	0.5531	199	1.0965	255	62.5000
32	0.2790	88	0.3720	144	0.5580	200	1.1161		
33	0.2803	89	0.3743	145	0.5631	201	1.1364		
34	0.2815	90	0.3765	146	0.5682	202	1.1574		
35	0.2828	91	0.3788	147	0.5734	203	1.1792		
36	0.2841	92	0.3811	148	0.5787	204	1.2019		
37	0.2854	93	0.3834	149	0.5841	205	1.2255		
38	0.2867	94	0.3858	150	0.5896	206	1.2500		
39	0.2880	95	0.3882	151	0.5952	207	1.2755		
40	0.2894	96	0.3906	152	0.6010	208	1.3021		
41	0.2907	97	0.3931	153	0.6068	209	1.3298		
42	0.2921	98	0.3956	154	0.6127	210	1.3587		
43	0.2934	99	0.3981	155	0.6188	211	1.3889		
44	0.2948	100	0.4006	156	0.6250	212	1.4205		
45	0.2962	101	0.4032	157	0.6313	213	1.4535		
46	0.2976	102	0.4058	158	0.6378	214	1.4881		
47	0.2990	103	0.4085	159	0.6443	215	1.5244		
48	0.3005	104	0.4112	160	0.6510	216	1.5625		
49	0.3019	105	0.4139	161	0.6579	217	1.6026		
50	0.3034	106	0.4167	162	0.6649	218	1.6447		
51	0.3049	107	0.4195	163	0.6720	219	1.6892		
52	0.3064	108	0.4223	164	0.6793	220	1.7361		
53	0.3079	109	0.4252	165	0.6868	221	1.7857		
54	0.3094	110	0.4281	166	0.6944	222	1.8382		
55	0.3109	111	0.4310	167	0.7022	223	1.8939		

Table 7-2. TC0OUT Frequency Table for Fosc = 4MHz, TC0 Rate = Fcpu/8



Fosc = 16MHz, TC0 Rate = Fcpu/8

TC0R	TC0OUT (KHz)	TC0R	TC0OUT (KHz)	TC0R	TC0OUT (KHz)	TC0R	TC0OUT (KHz)	TC0R	TC0OUT (KHz)
0	0.9766	56	1.2500	112	1.7361	168	2.8409	224	7.8125
1	0.9804	57	1.2563	113	1.7483	169	2.8736	225	8.0645
2	0.9843	58	1.2626	114	1.7606	170	2.9070	226	8.3333
3	0.9881	59	1.2690	115	1.7730	171	2.9412	227	8.6207
4	0.9921	60	1.2755	116	1.7857	172	2.9762	228	8.9286
5	0.9960	61	1.2821	117	1.7986	173	3.0120	229	9.2593
6	1.0000	62	1.2887	118	1.8116	174	3.0488	230	9.6154
7	1.0040	63	1.2953	119	1.8248	175	3.0864	231	10.0000
8	1.0081	64	1.3021	120	1.8382	176	3.1250	232	10.4167
9	1.0121	65	1.3089	121	1.8519	177	3.1646	233	10.8696
10	1.0163	66	1.3158	122	1.8657	178	3.2051	234	11.3636
11	1.0204	67	1.3228	123	1.8797	179	3.2468	235	11.9048
12	1.0246	68	1.3298	124	1.8939	180	3.2895	236	12.5000
13	1.0288	69	1.3369	125	1.9084	181	3.3333	237	13.1579
14	1.0331	70	1.3441	126	1.9231	182	3.3784	238	13.8889
15	1.0373	71	1.3514	127	1.9380	183	3.4247	239	14.7059
16	1.0417	72	1.3587	128	1.9531	184	3.4722	240	15.6250
17	1.0460	73	1.3661	129	1.9685	185	3.5211	241	16.6667
18	1.0504	74	1.3736	130	1.9841	186	3.5714	242	17.8571
19	1.0549	75	1.3812	131	2.0000	187	3.6232	243	19.2308
20	1.0593	76	1.3889	132	2.0161	188	3.6765	244	20.8333
21	1.0638	77	1.3966	133	2.0325	189	3.7313	245	22.7273
22	1.0684	78	1.4045	134	2.0492	190	3.7879	246	25.0000
23	1.0730	79	1.4124	135	2.0661	191	3.8462	247	27.7778
24	1.0776	80	1.4205	136	2.0833	192	3.9063	248	31.2500
25	1.0823	81	1.4286	137	2.1008	193	3.9683	249	35.7143
26	1.0870	82	1.4368	138	2.1186	194	4.0323	250	41.6667
27	1.0917	83	1.4451	139	2.1368	195	4.0984	251	50.0000
28	1.0965	84	1.4535	140	2.1552	196	4.1667	252	62.5000
29	1.1013	85	1.4620	141	2.1739	197	4.2373	253	83.3333
30	1.1062	86	1.4706	142	2.1930	198	4.3103 4.3860	254	125.0000
31	1.1111	87	1.4793	143	2.2124	199		255	250.0000
32 33	1.1161 1.1211	88 89	1.4881 1.4970	144 145	2.2321 2.2523	200 201	4.4643 4.5455		
34	1.1211	90	1.5060	146	2.2323	201	4.6296		
35	1.1312	91	1.5152	147	2.2936	203	4.7170		
36	1.1312	92	1.5152	148	2.2930	203	4.7170		
37	1.1304	93	1.5337	149	2.3364	205	4.9020		
38	1.1468	94	1.5432	150	2.3585	206	5.0000		
39	1.1521	95	1.5528	151	2.3810	207	5.1020		
40	1.1574	96	1.5625	152	2.4038	208	5.2083		
41	1.1628	97	1.5723	153	2.4272	209	5.3191		
42	1.1682	98	1.5823	154	2.4510	210	5.4348		
43	1.1737	99	1.5924	155	2.4752	211	5.5556		
44	1.1792	100	1.6026	156	2.5000	212	5.6818		
45	1.1848	101	1.6129	157	2.5253	213	5.8140		
46	1.1905	102	1.6234	158	2.5510	214	5.9524		
47	1.1962	103	1.6340	159	2.5773	215	6.0976		
48	1.2019	104	1.6447	160	2.6042	216	6.2500		
49	1.2077	105	1.6556	161	2.6316	217	6.4103		
50	1.2136	106	1.6667	162	2.6596	218	6.5789		
51	1.2195	107	1.6779	163	2.6882	219	6.7568		
52	1.2255	108	1.6892	164	2.7174	220	6.9444		
53	1.2315	109	1.7007	165	2.7473	221	7.1429		
54	1.2376	110	1.7123	166	2.7778	222	7.3529		
55	1.2438	111	1.7241	167	2.8090	223	7.5758		

Table 7-3. TC0OUT Frequency Table for Fosc = 16MHz, TC0 Rate = Fcpu/8



PWM FUNCTION DESCRIPTION

OVERVIEW

PWM function is generated by TC0 timer counter and output the PWM signal to PWM0OUT pin (P5.4). The 8-bit counter counts modulus 256, from 0-255, inclusive. The value of the 8-bit counter is compared to the contents of the reference register (TC0R). When the reference register value (TC0R) is equal to the counter value (TC0C), the PWM output goes low. When the counter reaches zero, the PWM output is forced high. The low-to-high ratio (duty) of the PWM0 output is TC0R/256.

All PWM outputs remain inactive during the first 256 input clock signals. Then, when the counter value (TC0C) changes from FFH back to 00H, the PWM output is forced to high level. The pulse width ratio (duty cycle) is defined by the contents of the reference register (TC0R) and is programmed in increments of 1:256. The 8-bit PWM data register TC0R is write only register.

PWM output can be held at low level by continuously loading the reference register with 00H. By continuously loading the reference register with FFH, you can hold the PWM output at high level, except for the last pulse of the clock source, which sends the output low. Under PWM operating, modify the TCOC and TCOR will change the PWM's cycle.

Reference Register Value (TC0R)	Duty
0000 0000	0/256
0000 0001	1/256
0000 0010	2/256
1000 0000	128/256
1000 0001	129/256
1111 1110	254/256
1111 1111	255/256

Table 7-4. The PWM Duty Cycle Table




Figure 7-6 The Output of PWM with different TC0R.



PWM PROGRAM DESCRIPTION

Example: Setup PWM0 output from TC0 to PWM0OUT (P5.4). The external high-speed oscillator clock is 4MHz. The duty of PWM is 30/256. The PWM frequency is about 1KHz. The PWM clock source is from external oscillator clock. T0C rate is Fcpu/4. The TC0RATE2∼TC0RATE1 = 110. TC0C = TC0R = 30.

MOV B0MOV	A,#01100000B TC0M,A	; Set the TC0 rate to Fcpu/4
MOV B0MOV B0MOV	A,#30 TC0C,A TC0R,A	; Set the PWM duty to 30/256
BOBCLR BOBSET BOBSET BOBSET	FTC0OUT FALOAD0 FPWM0OUT FTC0ENB	; Disable TC0OUT function. ; Enable TC0 auto-reload function ; Enable PWM0 output to P5.4 and disable P5.4 I/O function ; Enable TC0 timer

- Note1: The TC0R is write-only registers. Don't process them using INCMS, DECMS instructions.
- **⇒** Example: Modify TC0R registers' value.

MOV B0MOV	A, #30H TC0R, A	; Input a number using B0MOV instruction.
INCMS B0MOV B0MOV	BUF0 A, BUF0 TCOR. A	; Get the new TC0R value from the BUF0 buffer defined by ; programming.

- Note2: That is better to set the TC0C and TC0R value together when PWM0 duty modified. It protects the PWM0 signal no glitch as PWM0 duty changing.
- > Note3: The TC0OUT function must be set "0" when PWM0 output enable.
- Note4: The PWM can work with interrupt request.



8 INTERRUPT

OVERVIEW

The SN8A1500 provides 5 interrupt sources, including two internal interrupts (T0, TC0) and three external interrupts (INT0 ~ INT2). These external interrupts can wakeup the chip from power down mode to high-speed normal mode. The external clock input pins of INT0/INT1/INT2 are shared with P0.0/P0.1/P0.2 pins. Once interrupt service is executed, the GIE bit in STKP register will clear to "0" for stopping other interrupt request. When interrupt service exits, the GIE bit will set to "1" to accept the next interrupts' request. All of the interrupt request signals are stored in INTRQ register. The user can program the chip to check INTRQ's content for setting executive priority.




Figure 8-1. The 5 Interrupts of SN8A1500

Note: 1.The GIE bit must enable and all interrupt operations work.

INTEN INTERRUPT ENABLE REGISTER

INTEN is the interrupt request control register including two internal interrupts, three external interrupts. One of the register to be set "1" is to enable the interrupt request function. Once of the interrupt occur, the program jump to ORG 8 to execute interrupt service routines. The program exits the interrupt service routine when the returning interrupt service routine instruction (RETI) is executed.

INTEN initial value = x000 0000

0C9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTEN	0	0	TC0IEN	TOIEN	0	P02IEN	P01IEN	P00IEN
	-	-	R/W	R/W	-	R/W	R/W	R/W

P00IEN: External P0.0 interrupt control bit. 0 = disable, 1 = enable. P01IEN: External P0.1 interrupt control bit. 0 = disable, 1 = enable. P02IEN: External P0.2 interrupt control bit. 0 = disable, 1 = enable.

TOIEN: T0 timer interrupt control bit. 0 = disable, 1 = enable. TC0IEN: Timer 0 interrupt control bit. 0 = disable, 1 = enable.



INTRQ INTERRUPT REQUEST REGISTER

INTRQ is the interrupt request flag register. The register includes all interrupt request indication flags. Each one of these interrupt request occurs, the bit of the INTRQ register would be set "1". The INTRQ value needs to be clear by programming after detecting the flag. In the interrupt vector of program, users know the any interrupt requests occurring by the register and do the routine corresponding of the interrupt request.

INTRQ initial value = x0000000

0C8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTRQ	0	0	TC0IRQ	T0IRQ	0	P02IRQ	P01IRQ	P00IRQ
	-	-	R/W	R/W	-	R/W	R/W	R/W

P00IRQ: External P0.0 interrupt request bit. 0 = non-request, 1 = request. P01IRQ: External P0.1 interrupt request bit. 0 = non-request, 1 = request. P02IRQ: External P0.2 interrupt request bit. 0 = non-request, 1 = request. T0IRQ: T0 timer interrupt request control bit. 0 = non request, 1 = request. TC0IRQ: TC0 timer interrupt request controls bit. 0 = non request, 1 = request.



INTERRUPT OPERATION DESCRIPTION

SN8A1500 provides 5 interrupts. The operation of the 5 interrupts is as following.

GIE GLOBAL INTERRUPT OPERATION

GIE is the global interrupt control bit. All interrupts start work after the GIE = 1. It is necessary for interrupt service request. One of the interrupt requests occurs, and the program counter (PC) points to the interrupt vector (ORG 8) and the stack add 1 level.

STKP initial value = 0xxx 1111

0DFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKP	GIE	-	-	-	STKPB3	STKPB2	STKPB1	STKPB0
	R/W	-	-	-	R/W	R/W	R/W	R/W

GIE: Global interrupt control bit. 0 = disable, 1 = enable.

⇒ Example: Set global interrupt control bit (GIE).

BOBSET FGIE ; Enable GIE

Note: The GIE bit must enable and all interrupt operations work.



INTO (P0.0) INTERRUPT OPERATION

For SN8A1500 MASK type, the body has the PEDGE register to decide the three trigger's direction. There is a table to show the external interrupt 0 (INT0) operations.

Chip	PEDGE	P00G1	P00G0	Trigger Direction	Description
	0	-	-	Falling edge	
	1	0	0	Reserved	No INT0 operation.
SN8A1500	1	0	1	Rising edge	
	1	1	0	Falling edge	
	1	1	1	Bi-direction	

Table 8-1. The INTO Interrupt Direction Table

When INTO trigger occurs, the P00IRQ will be set to "1" however the P00IEN is enable or disable. If the P00IEN = 1, the trigger event will make the P00IRQ to be "1" and the system enter interrupt vector. If the P00IEN = 0, the trigger event will make the P00IRQ to be "1" but the system will not enter interrupt vector. Users need to care for the operation under multi-interrupt situation.

⇒ Example: INT0 interrupt request setup.

B0BSET FP00IEN ; Enable INT0 interrupt service B0BCLR FP00IRQ ; Clear INT0 interrupt request flag

B0BSET FGIE ; Enable GIE

⇒ Example: INT0 interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT SERVICE

INT_SERVICE:

B0XCH A, ACCBUF ; Store ACC value.

PUSH ; Push

B0BTS1 FP00IRQ ; Check P00IRQ

JMP EXIT INT ; P00IRQ = 0, exit interrupt vector

B0BCLR FP00IRQ ; Reset P00IRQ

. ; INT0 interrupt service routine

EXIT_INT:

POP ; Pop

BOXCH A, ACCBUF ; Restore ACC value.

RETI ; Exit interrupt vector

➤ Note: The PUSH and POP instruction only save L,H,R,Z,Y,X,PFLAG and RBANK registers but A register.

User must save register A by B0XCH instruction when PUSH command is used.



INT1 (P0.1) INTERRUPT OPERATION

The INT1 has two trigger directions including falling and bi-direction edges. PEDGE register decides the trigger's direction. There is a table to show the external interrupt 1 (INT1) operations.

Chip	PEDGE	P00G1	P00G0	Trigger Direction	Description
SN8A1500	0	-	-	Falling edge	
3N0A1300	1	-	-	Bi-direction	

Table 8-2. The INT1 Interrupt Direction Table

When INT1 trigger occurs, the P01IRQ will be set to "1" however the P01IEN is enable or disable. If the P01IEN = 1, the trigger event will make the P01IRQ to be "1" and the system enter interrupt vector. If the P01IEN = 0, the trigger event will make the P01IRQ to be "1" but the system will not enter interrupt vector. Users need to care for the operation under multi-interrupt situation.

⇒ Example: INT1 interrupt request setup.

B0BSET FP01IEN ; Enable INT1 interrupt service B0BCLR FP01IRQ ; Clear INT1 interrupt request flag

BOBSET FGIE ; Enable GIE

⇒ Example: INT1 interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT_SERVICE INT SERVICE:

B0XCH A, ACCBUF ; Store ACC value.

PUSH ; Push

B0BTS1 FP01IRQ ; Check P01IRQ

JMP EXIT_INT ; P01IRQ = 0, exit interrupt vector

B0BCLR FP01IRQ ; Reset P01IRQ

. ; INT1 interrupt service routine

EXIT INT:

POP ; Pop

B0XCH A, ACCBUF ; Restore ACC value.

RETI ; Exit interrupt vector



INT2 (P0.2) INTERRUPT OPERATION

The INT2 has two trigger directions including falling and bi-direction edges. PEDGE register decides the trigger's direction. There is a table to show the external interrupt 1 (INT2) operations.

Chip	PEDGE	P00G1	P00G0	Trigger Direction	Description
SN8A1500	0	-	-	Falling edge	
SNOA 1300	1	-	-	Bi-direction	

Table 8-3. The INT2 Interrupt Direction Table

When INT2 trigger occurs, the P02IRQ will be set to "1" however the P02IEN is enable or disable. If the P02IEN = 1, the trigger event will make the P02IRQ to be "1" and the system enter interrupt vector. If the P02IEN = 0, the trigger event will make the P02IRQ to be "1" but the system will not enter interrupt vector. Users need to care for the operation under multi-interrupt situation.

⇒ Example: INT2 interrupt request setup.

B0BSET FP02IEN ; Enable INT2 interrupt service B0BCLR FP02IRQ ; Clear INT2 interrupt request flag

B0BSET FGIE ; Enable GIE

⇒ Example: INT2 interrupt service routine.

ORG 8 ; Interrupt vector JMP INT_SERVICE

INT SERVICE:

B0XCH A, ACCBUF ; Store ACC value.

PUSH ; Push

B0BTS1 FP02IRQ ; Check P02IRQ

JMP $EXIT_INT$; P02IRQ = 0, exit interrupt vector

B0BCLR FP02IRQ ; Reset P02IRQ

; INT2 interrupt service routine

EXIT_INT:

POP ; Pop

BOXCH A, ACCBUF ; Restore ACC value.

RETI ; Exit interrupt vector



TO INTERRUPT OPERATION

When the ToC counter occurs overflow, the ToIRQ will be set to "1" however the ToIEN is enable or disable. If the ToIEN = 1, the trigger event will make the ToIRQ to be "1" and the system enter interrupt vector. If the ToIEN = 0, the trigger event will make the ToIRQ to be "1" but the system will not enter interrupt vector. Users need to care for the operation under multi-interrupt situation.

⇒ Example: T0 interrupt request setup.

B0BCLR	FT0IEN	; Disable T0 interrupt service
B0BCLR	FT0ENB	; Disable T0 timer
MOV	A, #20H	;
B0MOV	T0M, A	; Set T0 clock = Fcpu / 64
MOV	A, #74H	; Set T0C initial value = 74H
B0MOV	T0C, A	; Set T0 interval = 10 ms
BOBSET	FT0IEN	; Enable T0 interrupt service
BOBCLR	FT0IRQ	; Clear T0 interrupt request flag
BOBSET	FT0ENB	; Enable T0 timer
B0BSET	FGIE	; Enable GIE

⇒ Example: T0 interrupt service routine.

INT_SERVICE:	ORG JMP	8 INT_SERVICE	; Interrupt vector	
	B0XCH PUSH	A, ACCBUF	; Store ACC value. ; Push	
	B0BTS1 JMP	FT0IRQ EXIT_INT	; Check T0IRQ ; T0IRQ = 0, exit interrupt vector	
	B0BCLR MOV B0MOV	FT0IRQ A, #74H T0C, A	; Reset T0IRQ ; Reset T0C. ; T0 interrupt service routine	
EXIT_INT:	POP B0XCH	A, ACCBUF	; Pop ; Restore ACC value.	

RETI

; Exit interrupt vector



TC0 INTERRUPT OPERATION

When the TC0C counter occurs overflow, the TC0IRQ will be set to "1" however the TC0IEN is enable or disable. If the TC0IEN = 1, the trigger event will make the TC0IRQ to be "1" and the system enter interrupt vector. If the TC0IEN = 0, the trigger event will make the TC0IRQ to be "1" but the system will not enter interrupt vector. Users need to care for the operation under multi-interrupt situation.

⇒ Example: TC0 interrupt request setup.

B0BCLR	FTC0IEN	; Disable TC0 interrupt service
B0BCLR	FTC0ENB	; Disable TC0 timer
MOV	A, #20H	;
B0MOV	TC0M, A	; Set TC0 clock = Fcpu / 64
MOV	A, #74H	; Set TC0C initial value = 74H
B0MOV	TC0C, A	; Set TC0 interval = 10 ms
B0BSET	FTC0IEN	; Enable TC0 interrupt service
B0BCLR	FTC0IRQ	; Clear TC0 interrupt request flag
B0BSET	FTC0ENB	; Enable TC0 timer
B0BSET	FGIE	; Enable GIE

⇒ Example: TC0 interrupt service routine.

INT_SERVICE:	ORG JMP	8 INT_SERVICE	; Interrupt vector
	B0XCH PUSH	A, ACCBUF	; Store ACC value. ; Push
	B0BTS1 JMP	FTC0IRQ EXIT_INT	; Check TC0IRQ ; TC0IRQ = 0, exit interrupt vector
	B0BCLR MOV B0MOV	FTC0IRQ A, #74H TC0C, A	; Reset TC0IRQ ; Reset TC0C. ; TC0 interrupt service routine
EXIT_INT:	POP B0XCH	A, ACCBUF	; Pop ; Restore ACC value.

RETI

; Exit interrupt vector



MULTI-INTERRUPT OPERATION

In most conditions, the software designer uses more than one interrupt request. Processing multi-interrupt request needs to set the priority of these interrupt requests. The IRQ flags of the 7 interrupt are controlled by the interrupt event occurring. But the IRQ flag set doesn't mean the system to execute the interrupt vector. The IRQ flags can be triggered by the events without interrupt enable. Just only any the event occurs and the IRQ will be logic "1". The IRQ and its trigger event relationship is as the below table.

Interrupt Name	Trigger Event Description		
P00IRQ	P0.0 trigger. Falling edge.		
P01IRQ	P0.1 trigger. Falling edge.		
P02IRQ	P0.2 trigger. Falling edge.		
T0IRQ	T0C overflow.		
TC0IRQ	TC0C overflow.		

There are two things need to do for multi-interrupt. One is to make a good priority for these interrupt requests. Two is using IEN and IRQ flags to decide executing interrupt service routine or not. Users have to check interrupt control bit and interrupt request flag in interrupt vector. There is a simple routine as following.

⇒ Example: How does users check the interrupt request in multi-interrupt situation?

	ORG	8	; Interrupt vector
INTP00CHK:	B0XCH PUSH	A, ACCBUF	; Store ACC value. ; Push ; Check INT0 interrupt request
	B0BTS1 JMP B0BTS0 JMP	FP00IEN INTP01CHK FP00IRQ INTP00	; Check P00IEN ; Jump check to next interrupt ; Check P00IRQ ; Jump to INT0 interrupt service routine
INTP01CHK:	B0BTS1 JMP B0BTS0	FP01IEN INTP02CHK FP01IRQ	; Check INT1 interrupt request ; Check P01IEN ; Jump check to next interrupt ; Check P01IRQ
INTP02CHK:	JMP B0BTS1	INTP01 FP02IEN	; Jump to INT1 interrupt service routine ; Check INT2 interrupt request ; Check P02IEN
	JMP B0BTS0 JMP	INTTOCHK FP02IRQ INTP02	; Jump check to next interrupt ; Check P02IRQ ; Jump to INT2 interrupt service routine
INTTOCHK:	B0BTS1 JMP B0BTS0 JMP	FT0IEN INTTC0CHK FT0IRQ INTT0	; Check T0 interrupt request ; Check T0IEN ; Jump check to next interrupt ; Check T0IRQ ; Jump to T0 interrupt service routine
INTTC0CHK:	B0BTS1 JMP B0BTS0	FTC0IEN INT_EXIT FTC0IRQ	; Check TC0 interrupt request ; Check TC0IEN ; Jump to exit of IRQ ; Check TC0IRQ
INT_EXIT:	JMP POP B0XCH	INTTC0 A, ACCBUF	; Jump to TC0 interrupt service routine ; Pop ; Restore ACC value.
	RETI	•	; Exit interrupt vector



OVERVIEW

The SN8A1500 provides up to 5 ports for users' application, consisting of one input only port (P0), four I/O ports (P1, P2, P4, P5). The direction of I/O port is selected by PnM register and a macro @SET_PUR is defined for user setting pull-up register. After the system resets, all ports work as input function without pull-up resistors.




Figure 9-1. The I/O Port Block Diagram

Note: All of the latch output circuits are push-pull structures.

A macro @SET_PUR is already defined for user setting pull-up register. The format is @SET_PUR VAL, the VAL is a binary value, and the each bit maps to each port. The VAL can be a hexadecimal value, too. The example is shown in the following:

⇒ Example: I/O Port Pull-up Register setting routine.

Main:

. @SET_PUT # 00100011B ; Set Port0, 1, 5 connect to pull-up register ; Other Ports disconnect the pull-up register ; User also can use hexadecimal value for the macro

. .



I/O PORT FUNCTION TABLE

Port/Pin	I/O	Function Description	Remark
		General-purpose input function	
P0.0~P0.2	I	External interrupt (INT0~INT2)	
		Wakeup for power down mode	
P1.0~P1.5	I/O	General-purpose input/output function	
1 1.0 1 1.0	1/0	Wakeup for power down mode	
P2.0~P2.7	I/O	General-purpose input/output function	
P4.0~P4.7	I/O	General-purpose input/output function	
P5.0~P5.7	I/O	General-purpose input/output function	

Table 9-1. I/O Function Table

I/O PORT MODE

The port direction is programmed by PnM register. Port 0 is always input mode. Port 1,2,4 and 5 can select input or output direction.

P1M initial value = xx000000

0C1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1M	0	0	P15M	P14M	P13M	P12M	P11M	P10M
	-	-	R/W	R/W	R/W	R/W	R/W	R/W

P10M~P15M: P1.0~P1.5 I/O direction control bit. 0 = input mode, 1 = output mode.

P2M initial value = 0000 0000

0C2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2M	P27M	P26M	P25M	P24M	P23M	P22M	P21M	P20M
	R/W							

P20M~P27M: P2.0~P2.7 I/O direction control bit. 0 = input mode, 1 = output mode.

P4M initial value = 0000 0000

0C4H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P4M	P47M	P46M	P45M	P44M	P43M	P42M	P41M	P40M
	R/W							

P40M~P47M: P4.0~P4.7 I/O direction control bit. 0 = input mode, 1 = output mode.

P5M initial value = 0000 0000

0C5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5M	P57M	P56M	P55M	P54M	P53M	P52M	P51M	P50M
	R/W							

P50M~P57M: P5.0~P5.7 I/O direction control bit. 0 = input mode, 1 = output mode.

The each bit of PnM is set to "0", the I/O pin is input mode. The each bit of PnM is set to "1", the I/O pin is output mode. Input mode is with pull-up resistor controlled by setting @SET_UP macro. The output mode disables the pull-up resistors no matter pull-up resistors is set or not.

> The PnM registers are read/write bi-direction registers. Users can program them by bit control instructions (B0BSET, B0BCLR).



⇒ Example: I/O mode selecting.

CLR	P1M	; Set all ports to be input mode.
CLR	P2M	·
CLR	P4M	
CLR	P5M	

MOV	A, #0FFH
	,
B0MOV	P1M, A
BOMOV	P2M, A
B0MOV	P4M, A
B0MOV	P5M, A

B0BCLR P1M.5 ; Set P1.5 to be input mode.

; Set all ports to be output mode.

B0BSET P1M.5 ; Set P1.5 to be output mode.



PULL-UP RESISTOR

There are two ways to set pull-up register in SN8A1500A series. One is using SONiX 8-bit MCU assembler @SET_PUR macro; another one is setting PUR register. The detail description is following:

@SET_PUR VAL

I/O Port	Port 7	Port 6	Port 5	Port 4	Port 3	Port 2	Port 1	Port 0
VAL	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Disable Pull-up			0	0		0	0	0
Enable Pull-up	Fixed "0"	Fixed "0"	1	1	Fixed "0"	1	1	1

Example 1: Enable port 0 and port 1 pull-up resisters and disable others

CHIP SN8P1708

ORG 0x10

Main:

@SET_PUR 0x03 ; Enable port 0 and port 1 pull-up resisters

Example 2: Enable all pull-up resisters

CHIP SN8P1708

ORG 0x10

Main:

@SET_PUR 0x37 ; Enable port 0, 1, 2, 4 and port 5 pull-up resisters

Note:

Enable on-chip pull-up resisters of port 0 and port 1 to avoid unpredicted wakeup in sleep mode.

PUR Register

PUR initial value = xx00 x000

0BEH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PUR	-	-	PUR5	PUR4	-	PUR2	PUR1	PUR0
	-	-	W	W	-	W	W	W

PUR0: Port 0 pull-up resistors control bit. 0 = disable, 1 = enable. PUR1: Port 1 pull-up resistors control bit. 0 = disable, 1 = enable.

PUR2: Port 2 pull-up resistors control bit. 0 = disable, 1 = enable.

PUR4: Port 3 pull-up resistors control bit. 0 = disable, 1 = enable.

PUR5: Port 4 pull-up resistors control bit. 0 = disable, 1 = enable.

- The pull-up resistor control registers are write-only register. Users can't program the registers using bit control instructions (B0BSET, B0BCLR).
- Example: Set pull-up resistor for SN8A1702A/SN8A1706A/SN8A1707A/SN8A1708A.

MOV A. #00110111B

B0MOV PUR, A ; Enable all pins with pull-up resistor.



I/O PORT DATA REGISTER

P0 initial value = xxxx x000

0D0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0	-	-	-	-	-	P02	P01	P00
	-	-	-	-	-	R	R	R

P1 initial value = 0000 0000

0D1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1	P17	P16	P15	P14	P13	P12	P11	P10
	R/W							

P2 initial value = 0000 0000

0D2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2	P27	P26	P25	P24	P23	P22	P21	P20
	R/W							

P4 initial value = 0000 0000

0D4H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P4	P47	P46	P45	P44	P43	P42	P41	P40
	R/W							

P5 initial value = 0000 0000

0D5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5	P57	P56	P55	P54	P53	P52	P51	P50
	R/W							

⇒ Example: Read data from input port.

B0MOV A, P0 ; Read data from Port 0
B0MOV A, P1 ; Read data from Port 1
B0MOV A, P2 ; Read data from Port 2
B0MOV A, P4 ; Read data from Port 4
B0MOV A, P5 ; Read data from Port 5

⇒ Example: Write data to output port.

MOV A, #55H B0MOV P1, A B0MOV P2, A B0MOV P4, A B0MOV P5, A ; Write data 55H to Port 1, Port 2, Port 4, Port 5



⇒ Example: Write one bit data to output port.

B0BSET P1.3 ; Set P1.3 and P4.0 to be "1".

B0BSET P4.0

B0BCLR P2.3 ; Set P2.3 and P5.5 to be "0".

B0BCLR P5.5

⊃ Example: Port bit test.

B0BTS1 P0.0 ; Bit test 1 for P0.0


B0BTS0 P1.5 ; Bit test 0 for P1.5



10_{PCB LAYOUT NOTICE}

POWER CIRCUIT


The right placement of bypass capacitors in single VDD case



The micro-controller's power must be very clean and stable, otherwise the MCU operation could be affected by noise through power plane. Connect appropriate bypass capacitors between VDD and VSS can reform noise influence and get a better power source. In general speaking, a 0.1uF and a 1u to47uF bypass capacitor are necessary. The purpose of 0.1uF capacitor is to bypass high frequency noise and the 1u to 47uF capacitor is to provide a stable power tank. The distance between bypass capacitors and power pin of MCU should be as close as possible. It's useless to just put the bypass capacitors on power supply side and far away the VDD pin of MCU.



The right placement of bypass capacitors in multiple VDD case




The micro-controller's power must be very clean and stable or easy affected by noise through power plane. To add the bypass capacitor between VDD and VSS can reform noisy effecting and get a better power source. In normal condition, the bypass capacitors are 0.1uF and 1u ~47uF. The 0.1uF capacitor is necessary and the 1u ~47uF capacitor is set better. The bypass capacitors should been approached to the micro-controller's power pins as closely as possible. Don't set the bypass capacitors on power source terminal directly. That is useless.

Some SONIX micro-controllers have multi-power pins. These micro-controllers have more than one VDD and VSS. For external circuit application, VDDs should been connected together like one VDD dot and the VSSs also should been connected together like a VSS dot. The center of VDDs or VSSs must be very closely to the micro-controller. The bypass capacitors are set between the VDD center and VSS center.



GENERAL PCB POWER LAYOUT





Under circuit working condition, there are transient current, voltage or external noise through the power line and make the power not stable. The power changing may let the system operating error or fail. To separate the PCB to different area is a good solution and work. In above the diagram, the power and ground are together and have the same direction. The PCB board separates to three areas. There is one power source into the PCB and separate three channels into each area. One area just only looks like within a single power. This way can get a good and unique power of each area.



EXTERNAL OSCILLATOR CIRCUIT


Crystal/Ceramic Resonator Oscillator Circuit








RC Type Oscillator Circuit



Using RC oscillator to generate the external clock needs to connect one 0.1uF bypass capacitor from XIN of micro-controller to VSS. The VSS of the bypass capacitor must been connected to the VSS pin of micro-controller first. It is necessary to get a stable oscillator output. Don't connect the VSS of the bypass capacitor to the power source individually. That makes the oscillator to been affected by the power ground easily. The external oscillator circuit must approach to the micro-controller as closely as possible.



EXTERNAL RESET CIRCUIT



The external reset circuit is a simple RC circuit. The resistor is set between VDD and RST pin of the micro-controller. The bypass capacitance is between RST pin and VSS of the micro-controller. The VDD and VSS of the reset circuit must been connected to the VDD and VSS pins of the micro-controller. It makes the reset status more stable. Don't connect the VDD and VSS of the reset circuit to the power source individually. The external reset circuit must approach to the micro-controller as closely as possible.



11 CODE OPTION TABLE

Code Option	Content	Function Description
	RC	Low cost RC for external high clock oscillator
High_Clk	32K X'tal	Low frequency, power saving crystal (e.g. 32.768K) for external high clock oscillator
	12M X'tal	High speed crystal /resonator (e.g. 12M) for external high clock oscillator
	4M X'tal	Standard crystal /resonator (e.g. 3.58M) for external high clock oscillator
High_Clk / 2	Enable	External high clock divided by two, Fosc = high clock / 2
Tilgii_Cik / Z	Disable	Fosc = high clock
OSG	Enable	Enable Oscillator Safe Guard function
030	Disable	Disable Oscillator Safe Guard function
Watch_Dog	Enable	Enable Watch Dog function
vvalcii_bog	Disable	Disable Watch Dog function

Table 11-1. Code Option Table of SN8A1500



12 CODING ISSUE

TEMPLATE CODE

```
; FILENAME : TEMPLATE.ASM
       : SONiX
AUTHOR
       : Template Code for SN8A15XXA
; PURPOSE
; REVISION : 09/01/2002 V1.0 First issue
; ***************************
;* (c) Copyright 2002, SONiX TECHNOLOGY CO., LTD.
SN8A1507
                     ; Select the CHIP
CHIP
                Include Files
.nolist
                     ; do not list the macro file
  INCLUDESTD MACRO1.H
  INCLUDESTD MACRO2.H
  INCLUDESTD MACRO3.H
.list
                      ; Enable the listing function
                Constants Definition
;-----
 ONE
         EQU
;-----
                Variables Definition
.DATA
         org
DS
                     ;Bank 0 data section start from RAM address 0x000
              0h
  Wk00B0
                     ;Temporary buffer for main loop
              1
             1
  Iwk00B0
                     Temporary buffer for ISR
  AccBuf
                     ;Accumulater buffer
  PflagBuf
         DS
                     ;PFLAG buffer
             Bit Flag Definition
;-----
```



Code section .CODE ORG 0 ;Code section start ;Reset vector jmp Reset ; Address 4 to 7 are reserved ORG 8 Isr ;Interrupt vector jmp ORG 10h Program reset section ;-----Reset: A,#07Fh ; Initial stack pointer and mov b0mov ;disable global interrupt STKP,A b0mov PFLAG,#00h ;pflag = x,x,x,x,x,c,dc,zb0mov RBANK,#00h ;Set initial RAM bank in bank 0 ;Clear watchdog timer and initial system mode A,#40h mov b0mov OSCM,A ;Clear RAM call ClrRAM call SysInit ;System initial b0bset FGIE ; Enable global interrupt Main routine Main: b0bclr FWDRST Clear watchdog timer; call MnApp qmţ Main Main application MnApp: ; Put your main program here ret ;-----Jump table routine ORG ;The jump table should start from the head 0×0100 ; of boundary. b0mov A,Wk00 and A,#3 ADD PCL,A jmp JmpSub0 jmp JmpSub1 jmp JmpSub2 -----



```
JmpSub0:
   ; Subroutine 1
             JmpExit
   jmp
JmpSub1:
   ; Subroutine 2
   qmţ
             JmpExit
JmpSub2:
   ; Subroutine 3
       JmpExit
JmpExit:
                                Return Main
  ret
; Isr (Interrupt Service Routine)
; Arguments :
; Returns
; Reg Change:
  Save ACC and system registers
;-----
   b0xch
             A,AccBuf
                               ;B0xch instruction do not change C,Z flag
   push
                               ; Save 80h ~ 87h system
  Check which interrupt happen
IntP00Chk:
             FP00IEN
   b0bts1
                           ;Modify this line for another interrupt
   jmp
             IntTc0Chk
            FP00IRQ
   b0bts0
             P00isr
   qmj
   ; If necessary, insert another interrupt checking here
IntTc0Chk:
   b0bts1
             FTC0IEN
                               ;Suppose TCO is the last interrupt which you
   jmp
              IsrExit
   b0bts0
              FTC0IRQ
                                ; want to check
   jmp
              TC0isr
;-----
; Exit interrupt service routine
;-----
IsrExit:
                                ; Restore 80h ~ 87h system registers
   pop
   b0xch
             A,AccBuf
                                ;B0xch instruction do not change C,Z flag
   reti
                                ;Exit the interrupt routine
```



```
INTO interrupt service routine
P00isr:
  b0bclr FP00IRQ
   ;Process P0.0 external interrupt here
           IsrExit
;-----
 TCO interrupt service routine
TC0isr:
  b0bclr
           FTC0IRQ
  ; Process TCO timer interrupt here
   jmp
           IsrExit
  Initialize I/O, Timer, Interrupt, etc.
SysInit:
  ret
; ClrRAM
; Use index @YZ to clear RAM (00h~7Fh)
ClrRAM:
; RAM Bank 0
                          ;Select bank 0
  clr
   b0mov
           Z, #0x70
                           ;Set @YZ address from 0x70
ClrRAM10:
  clr
            @YZ
                           ;Clear @YZ content
                           ;z = z - 1 , skip next if z=0
   decms
           ClrRAM10
   jmp
   clr
            @YZ
                           ;Clear address 0x00
;-----
   ENDP
```



CHIP DECLARATION IN ASSEMBLER

Assembler	MASK Device Part Number				
CHIP SN8A1506A	CHIP SN8A1506A				
CHIP SN8A1507A	CHIP SN8A1507A				

PROGRAM CHECK LIST

Item	Description					
Bullion Business	Use @SET_PUR macro or PUR register to enable or disable on-chip pull-up resisters. Refer					
Pull-up Resister	I/O port chapter for detailed information.					
Undefined Bits	All bits those are marked as "0" (undefined bits) in system registers should be set "0" to					
Underined Bits	avoid unpredicted system errors.					
PWM0	Set PWM0 (P5.4) pin as output mode.					
Interrupt	Do not enable interrupt before initializing RAM.					
	Non-used I/O ports should be pull-up or pull-down in input mode, or be set as low in output					
Non-Used I/O	mode to save current consumption.					
Sleep Mode	Enable on-chip pull-up resisters of port 0 and port 1 to avoid unpredicted wakeup.					
Otaal Daggar	Be careful of function call and interrupt service routine operation. Don't let stack buffer					
Stack Buffer	overflow or underflow.					
	Write 0x7F into STKP register to initial stack pointer and disable global interrupt					
System Initial	2. Clear all RAM.					
	Initialize all system register even unused registers.					
	Enable OSG and High_Clk / 2 code option together					
	2. Enable the watchdog option to protect system crash.					
Noisy Immunity	3. Non-used I/O ports should be set as output low mode					
	4. Constantly refresh important system registers and variables in RAM to avoid system					
	crash by a high electrical fast transient noise.					



13 INSTRUCTION SET TABLE

Field	Mner	nonic	Description	С	DC	Z	Cycle
1 icia	MOV	A,M	A ← M	-	-	√	1
M	MOV	M,A	$M \leftarrow M$	-	-	-	1
O	BOMOV	A,M	$A \leftarrow A$ $A \leftarrow M \text{ (bnak 0)}$	+ -	-	√	1
v	BOMOV	M,A	$M \text{ (black 0)} \leftarrow A$	-	-	-	1
E	MOV	A,I		+ -	-	-	1
E	BOMOV	M,I	A ← I M ← I (M – only for Working resistant D. V. Z. DDANIV & DELAC)	-	-	-	1
	XCH	A,M	$M \leftarrow I$, $(M = only for Working registers R, Y, Z, RBANK & PFLAG)$	-	-	-	1
	B0XCH	A,M	$A \longleftrightarrow M$ $A \longleftrightarrow M \text{ (bank 0)}$	-	-	-	1
	MOVC	A,IVI	$R, A \leftarrow ROM [Y,Z]$	-	-	-	2
-				-			
١.	ADC	A,M	$A \leftarrow A + M + C$, if occur carry, then $C=1$, else $C=0$	√ /	√ /	√,	1
A	ADC	M,A	$M \leftarrow A + M + C$, if occur carry, then C=1, else C=0	√	√ /	√	1
R	ADD	A,M	$A \leftarrow A + M$, if occur carry, then C=1, else C=0	√ /	√ /	√ /	1
I	ADD	M,A	$M \leftarrow M + A$, if occur carry, then C=1, else C=0	√ /	√ /	√,	1
T	B0ADD	M,A	M (bank 0) \leftarrow M (bank 0) + A , if occur carry, then C=1, else C=0	V	√ /	√ ,	1
H	ADD	A,I	$A \leftarrow A + I$, if occur carry, then C=1, else C=0	√ /	√ /	√ ,	1
M	SBC	A,M	$A \leftarrow A - M - /C$, if occur borrow, then C=0, else C=1	√	√ /	√	1
Е	SBC	M,A	$M \leftarrow A - M - /C$, if occur borrow, then C=0, else C=1	√ /	√ /	√ ,	1
T	SUB	A,M	$A \leftarrow A - M$, if occur borrow, then $C=0$, else $C=1$	√	√,	√	1
I	SUB	M,A	$M \leftarrow A - M$, if occur borrow, then C=0, else C=1	√	√	√	1
С	SUB	A,I	$A \leftarrow A - I$, if occur borrow, then C=0, else C=1	V	√	√	1
	DAA		To adjust ACC's data format from HEX to DEC.	√	-	-	1
	MUL	A,M	$R, A \leftarrow A * M$, The LB of product stored in Acc and HB stored in R register. ZF affected by Acc.	-	-	√	2
	AND	A,M	$A \leftarrow A \text{ and } M$	-	-	√	1
L	AND	M,A	$M \leftarrow A$ and M	-	-	√	1
O	AND	A,I	$A \leftarrow A$ and I	-	-	√	1
G	OR	A,M	$A \leftarrow A \text{ or } M$	-	-	√	1
I	OR	M,A	$M \leftarrow A \text{ or } M$	-	-	√	1
С	OR	A,I	$A \leftarrow A \text{ or } I$	-	-	√	1
	XOR	A,M	$A \leftarrow A \text{ xor } M$	-	-	√	1
	XOR	M,A	$M \leftarrow A \text{ xor } M$	-	-	√	1
	XOR	A,I	$A \leftarrow A \text{ xor } I$	-	-	√	1
	SWAP	M	$A (b3\sim b0, b7\sim b4) \leftarrow M(b7\sim b4, b3\sim b0)$	-	-	-	1
P	SWAPM	M	$M(b3\sim b0, b7\sim b4) \leftarrow M(b7\sim b4, b3\sim b0)$	-	-	-	1
R	RRC	M	A ← RRC M	√	-	-	1
О	RRCM	M	M ← RRC M	V	-	_	1
С	RLC	M	$A \leftarrow RLCM$	√	-	-	1
Е	RLCM	M	M ← RLC M	V	-	_	1
S	CLR	M	$M \leftarrow 0$	-	-	-	1
S	BCLR	M.b	$M.b \leftarrow 0$	_	-	-	1
	BSET	M.b	M.b ← 1	_	-	_	1
	B0BCLR	M.b	$M(bank 0).b \leftarrow 0$	-	_	_	1
	BOBSET	M.b	$M(bank 0).b \leftarrow 1$	_	-	-	1
	CMPRS	A,I		√	_	V	1 + S
D	CMPRS		$ZF, C \leftarrow A - I$, If $A = I$, then skip next instruction				
В	INCS	A,M M	$ZF, C \leftarrow A - M$, If $A = M$, then skip next instruction	√	-	√ -	1 + S 1 + S
Λ	INCS	M	$A \leftarrow M + 1$, If $A = 0$, then skip next instruction	-	-	-	1 + S 1 + S
A N		M M	$M \leftarrow M + 1$, If $M = 0$, then skip next instruction	+-	-	-	
N C	DECMS		$A \leftarrow M - 1$, If $A = 0$, then skip next instruction	-	-	-	1 + S
	DECMS	Mh	$M \leftarrow M - 1$, If $M = 0$, then skip next instruction	-	-	-	1 + S
Н	BTS0 BTS1	M.b	If M.b = 0, then skip next instruction If M.b = 1, then skip next instruction	-	-	-	1 + S
	B0BTS0	M.b M.b	If $M.b = 1$, then skip next instruction If $M(bank 0).b = 0$, then skip next instruction	+	-	-	$\frac{1+S}{1+S}$
	B0BTS1	M.b	If M(bank 0).b = 1, then skip next instruction	+-	-	-	1 + S
	JMP	d	PC15/14 \leftarrow RomPages1/0, PC13~PC0 \leftarrow d	+ -	-	-	2
	CALL	d	Stack \leftarrow PC15/14 \leftarrow RomPages1/0, PC13~PC0 \leftarrow d	-	-	-	2
—		u					
	RET		PC ← Stack	-	-	-	2
M	RETI W		PC ← Stack, and to enable global interrupt	-	-	-	2
I	RETLW		PC ← Stack, and to load a value by PC+A To push working registers (080H~087H) into buffers	-	-	-	1
S C	PUSH POP		To pop working registers (080H~087H) into buffers To pop working registers (080H~087H) from buffers	√	- √	√	1
	NOP		No operation	ν	٧	-	1
	NOF		1 to operation	-	_	-	1

Table 13-1. Instruction Set Table of SN8A1500



14 ELECTRICAL CHARACTERISTIC

ABSOLUTE MAXIMUM RATING

	(All of the voltages referenced to Vss)
Supply voltage (Vdd)	- 0.3V ~ 6.0V
Input in voltage (Vin)	
Operating ambient temperature (Topr)	0°C ~ + 70°C
Storage ambient temperature (Tstor)	30°C ~ + 125°C
Power consumption (Pc)	
m\W	

STANDARD ELECTRICAL CHARACTERISTIC


(All of voltages referenced to Vss, Vdd = 5.0V, fosc = 3.579545 MHz, ambient temperature is 25 ℃ unless otherwise note.)

PARAMETER	SYM.	DESCI	RIPTION	MIN.	TYP.	MAX.	UNIT
Operating voltage	Vdd	Normal mode, Vpp = Vo	bb	2.2	5.0	5.5	V
Operating voltage	vuu	Programming mode, Vp	Programming mode, Vpp = 12.5V			5.5	V
RAM Data Retention voltage	Vdr			-	1.5	-	V
Internal POR	Vpor	Vdd rise rate to ensure	internal power-on reset	-	0.05	-	V/ms
	ViL1	All input pins except the		Vss	-	0.3Vdd	V
Input Low Voltage	ViL2	Input with Schmitt trigge	er buffer - Port0	Vss	-	0.2Vdd	V
input Low voltage	ViL3	Reset pin; Xin (in RC r	mode)	Vss	-	0.2Vdd	V
	ViL4	Xin (in X'tal mode)		Vss	-	0.3Vdd	V
	ViH1	All input pins except the	se specified below	0.7Vdd	-	Vdd	V
Input High Voltage	ViH2	Input with Schmitt trigge	er buffer –Port0	0.8Vdd	-	Vdd	V
input riigir voltage	ViH3	Reset pin; Xin (in RC r	mode)	0.9Vdd	-	Vdd	V
	ViH4	Xin (in X'tal mode)	0.7Vdd	-	Vdd	V	
Reset pin leakage current	llekg	Vin = Vdd	-	-	2	uA	
I/O port pull-up resistor	Rup	Vin = Vss , Vdd = 5V	-	100	-	$K\Omega$	
I/O port input leakage current	llekg	Pull-up resistor disable,	-	-	2	uA	
Port1 output source current	IoH	Vop = Vdd - 0.5V	-	15	-	mΑ	
sink current	loL	Vop = Vss + 0.5V		-	15	-	
Port2 output source current	ΙοΗ	Vop = Vdd - 0.5V		-	15	-	mΑ
sink current	loL	Vop = Vss + 0.5V		-	15	-	
Port4 output source current	loH	Vop = Vdd - 0.5V		-	15	-	mΑ
sink current	loL	Vop = Vss + 0.5V		-	15	-	
Port5 output source current	loH	Vop = Vdd - 0.5V		-	15	-	mΑ
sink current	loL	Vop = Vss + 0.5V		-	15	-	
INTn trigger pulse width	Tint0	INT0 ~ INT2 interrupt re	equest pulse width	2/fcpu	-	-	cycle
			Vdd= 5V 4Mhz	-	5	8.5	mA
	ldd1	Run Mode	Vdd= 3V 4Mhz	-	1.5	3	mΑ
			Vdd= 3V 32768Hz	-	50	90	uA
Supply Current	ldd2	Internal RC mode	Vdd= 5V	-	18	40	uA
	iuuz	(16KHz)	Vdd= 3V	-	15	30	uA
	Idd3	Stop mode	Vdd= 5V	-	9	18	uA
	Idd3 Stop mode		Vdd= 3V	-	2.5	6	uA



15 PACKAGE INFORMATION


QFP 44 PIN



0)///00/ 0	MIN	NOR	MAX	MIN	NOR	MAX		
SYMBOLS		(inch)			(mm)			
Α	-	-	0.106	-	-	2.700		
A1	0.010	0.012	0.014	0.250	0.300	0.350		
A2	0.075	0.079	0.087	1.900	2.000	2.200		
b		0.012		0.300				
С	0.004	0.006	0.008	0.100	0.150	0.200		
D	0.512	0.520	0.528	13.000	13.200	13.400		
D1	0.390	0.394	0.398	9.900	10.000	10.100		
E	0.512	0.520	0.528	13.000	13.200	13.400		
E1	0.390	0.394	0.398	9.900	10.000	10.100		
L	0.029	0.035	0.037	0.730	0.880	0.930		
[e]	0.031			0.800				
θ°	0 °	-	7°	0 °	-	7°		



P-DIP 40 PIN



SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX		
STWIDULS		(inch)			(mm)			
Α	-	-	0.220	-	-	5.588		
A1	0.015	-	-	0.381	-	-		
A2	0.150	0.115	0.160	3.810	2.921	4.064		
D	2.055	2.060	2.070	52.197	52.324	52.578		
E		0.600		15.240				
E1	0.540	0.545	0.550	13.716	13.843	13.970		
L	0.115	0.130	0.150	2.921	3.302	3.810		
eВ	0.630	0.650	0.067	16.002	16.510	1.702		
θ°	0 °	7°	15°	0 °	7°	15°		



SONIX MASK APPROVAL SHEET SN8A150X

1. Company (Customer):				Date	:	
2. MCU Part N	Number :		Code number :				
3. Filename :			<u>SN8</u>	Checksun	(EPROM)		
4. Approved by : □ OTP □ ICE			ICE	Version (e.g.	S8KD-2):		
5. Supply Vol	tage :Vo	olt	Hig	h clock =	I	Hz	
6. Code Optio	n (SN8A150X)						
High_Clk	□ 4M_X'tal	High speed crystal >		\square RC			
Watch_Dog	□ Enable	☐ Disable	High	_Clk / 2	□ Enable		
OSG	□ Enable	☐ Disable					
7. Package ma	Standard form SONiX Product no. Date code	only)		omer form te code		mer use line 1 mer use line 2	
Signature	Agent :						

TEL: (03)551-0520 FAX: (03)551-0523

Factory: 9F, No. 8, Lane 32 Hsien Cheng 5th St., Chupei City, Hsinchu, Taiwan TEL: (02)2759-1980 FAX: (02)2759-8180

Sales Office: 12F-2, No. 171, Song Ted Rd., Taipei, Taiwan



SONIX reserves the right to make change without further notice to any products herein to improve reliability, function or design. SONIX does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. SONIX products are not designed, intended, or authorized for us as components in systems intended, for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SONIX product could create a situation where personal injury or death may occur. Should Buyer purchase or use SONIX products for any such unintended or unauthorized application. Buyer shall indemnify and hold SONIX and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that SONIX was negligent regarding the design or manufacture of the part.

Main Office:

Address: 9F, NO. 8, Hsien Cheng 5th St, Chupei City, Hsinchu, Taiwan R.O.C.

Tel: 886-3-551 0520 Fax: 886-3-551 0523 **Taipei Office:**

Address: 15F-2, NO. 171, Song Ted Road, Taipei, Taiwan R.O.C.

Tel: 886-2-2759 1980 Fax: 886-2-2759 8180 **Hong Kong Office:**

Address: Flat 3 9/F Energy Plaza 92 Granville Road, Tsimshatsui East Kowloon.

Tel: 852-2723 8086 Fax: 852-2723 9179

Technical Support by Email:

Sn8fae@sonix.com.tw