RICOH

Li-ION/POLYMER 3/4-CELL PROTECTOR

R5431Vxxxxx SERIES

EA-228-091118

OUTLINE

The R5431Vxxxxx Series are high voltage CMOS-based protection ICs for over-charge/discharge of rechargeable three-cell/four-cell Lithium-ion (Li+) / Lithium polymer, further include a short circuit protection circuit for preventing large external short circuit current and the protection circuits against the excess discharge-current and excess charge current.

Each of these ICs is composed of eleven voltage detectors (nine for 3-cell protection type), a reference unit, a delay circuit, a short circuit protector, an oscillator, a counter, and a logic circuit. When the over-charge voltage threshold or excess-charge current threshold crosses the each detector threshold from a low value to a high value, the output of Cout pin switches to "L" level after internal fixed delay time. To release over-charge detector after detecting over-charge, the detector can be reset and the output of Cout becomes "H" when a kind of load is connected to Vdd after a charger is disconnected from the battery pack and the cell voltage becomes lower than over-charge detector threshold. In case that a charger is continuously connected to the battery pack, if the cell voltage becomes lower than the over-charge detector threshold, over-charge state is also released.

The output of D_{OUT} pin, the output of the over-discharge detector and the excess discharge-current detector, switches to "L" level after internally fixed delay time, when discharged voltage crosses the detector threshold from a high value to a value lower than V_{DET2} .

After detecting over-discharge voltage, when the cell voltage becomes higher than the released voltage from over-discharge, over-discharge state is released and the output of DOUT becomes "L".

By setting DS pin voltage as same as the VDD, the testing time of protection circuit board can be shortened. The delay time of the over-charge detector, over-discharge detector, and excess current detector can be reduced into approximately 1/50. The output type of COUT and DOUT is CMOS.

FEATURES


• Manufactured with High Voltage Tolerant Process Absolute Maximum Rating • Low supply current	Manufactured with High Volta	ge Tolerant Process Absolute May	imum Rating	30V
High accuracy detector threshold		_	<u> </u>	
High accuracy detector threshold	Low supply culterit			
Second Cover-discharge current detector \$\pm 2.5\% \$\pm 2.5\	• High accuracy detector t	·		
Excess discharge-current detector #20mV Excess charge-current detector #20mV • Variety of detector threshold Over-charge detector threshold Over-discharge detector threshold Over-discharge detector threshold Excess discharge-current threshold Excess discharge-current threshold Over-discharge detector threshold Excess discharge-current threshold Over-discharge detector threshold Excess discharge-current threshold Over-discharge detector threshold Over-discharge released voltage Over-charge released voltage Over-discharge released voltage Over-discharge detector Output Delay Excess discharge-current detector Output Delay Internal fixed Output delay time Over-charge detector Output Delay Excess discharge-current detector Output Delay Excess discharge-current detector Output Delay Excess discharge-current detector Output Delay Over-discharge detector Output Delay Excess discharge-current detector Output Delay Over-discharge detector Output Delay Over-discharge detector Output Delay Over-discharge detector Output Delay Over-discharge detector Output Delay Over-discharge-current detector Output Delay Over-discharge-current detector Output Delay Over-discharge-current detector Output Delay Over-discharge detector Output Delay Over-dis	• riigii accuracy detector t	9	•	
Excess charge-current detector				
• Variety of detector threshold Over-charge detector threshold Over-discharge detector threshold Over-discharge detector threshold Excess discharge-current threshold Excess discharge-current threshold Excess discharge-current threshold Over-discharge detector threshold Excess discharge-current threshold Over-charge released voltage Over-charge released voltage Over-discharge released voltage Over-discharge released voltage Over-discharge detector Output Delay Excess discharge-current detector Output Delay Excess discharge-current detector Output Delay Excess discharge-current detector Output Delay Over-discharge released voltage Over-discharge detector Output Delay Over-discharge detector Output Delay Excess discharge-current detector Output Delay Excess discharge-current detector Output Delay Over-discharge current can be reduced. If DS pin is not necessary, set the level to VSS. Especially, the Delay Time for over-charge/discharge, excess discharge current output delay 1 become about 1/50 of normal state.)				
Over-charge detector threshold Over-discharge detector threshold Over-discharge detector threshold Over-discharge detector threshold Excess discharge-current threshold Excess discharge-current threshold Excess discharge-current threshold Short detector threshold Excess charge-current threshold VDD-0.2V ±30mV VDD+0.4V ±40mV VDD+0.4V ±40mV VDD+0.4V ±40mV VDD+0.4V ±40mV VDET2n-0.1V to 0.4V step of 0.05V (VREL1n) (n=1,2,3,4) Instance (n=1,2,3,	V		e-current detector	±30mv
Over-discharge detector threshold Excess discharge-current threshold1 Excess discharge-current threshold2 Excess discharge-current threshold2 Excess discharge-current threshold2 Short detector threshold Excess charge-current threshold VDD+0.2V ±30mV VDD+0.4V ±40mV VDD+0.4V ±40mV VDD+0.4V ±40mV VDD+0.4V ±40mV VDET2n+(0.2V to 0.7V, step of 0.05V (VREL1n) (n=1,2,3,4) Internal fixed Output delay time	• variety of detector thres.		0.07/4.57/	
Excess discharge-current threshold1 Excess discharge-current threshold2 Short detector threshold Excess charge-current threshold Excess charge-current threshold VDD-0.2V (Fixed) VDD+0.2V ±30mV VDD+0.3V ±30mV VDD+0.4V ±40mV Over-charge released voltage VDET1n-0.1V to 0.4V step of 0.05V (VREL1n) (n=1,2,3,4) Internal fixed Output delay time		-	_	
Excess discharge-current threshold2 Short detector threshold Short detector threshold Short detector threshold Excess charge-current threshold Over-charge released voltage Over-charge released voltage VDET1n-0.1V to 0.4V step of 0.05V (VREL1n) (n=1,2,3,4) Over-discharge released voltage Over-discharge detector Output Delay Excess discharge-current detector Output Delay Excess discharge-current detector Output Delay Excess discharge-current detector Output Delay Excess charge-current detector Output Delay Excess charge-current detector Output Delay Excess charge-current detector Output Delay Output Delay Time Shortening Function. By forcing VDD voltage level to DS pin, the Output Delay time of detect and release the over-charge/discharge, the excess-charge/discharge, excess discharge current can be reduced. If DS pin is not necessary, set the level to VSS. Especially, the Delay Time for over-charge/discharge, excess discharge current output delay 1 become about 1/50 of normal state.) OV-battery charge OV-battery charge For each cell, charge inhibit voltage is set at Max.=1.1V.		-	-	
Short detector threshold VDD-1.2V (Fixed)		-		_
Excess charge-current threshold VDD+0.2V ±30mV VDD+0.3V ±40mV Over-charge released voltage VDET1n-0.1V to 0.4V step of 0.05V (VREL1n) (n=1,2,3,4) Over-discharge released voltage VDET2n+(0.2V to 0.7V, step of 0.1V) (VREL2n) (n=1,2,3,4) Internal fixed Output delay time				
VDD+0.3V ±30mV VDD+0.4V ±40mV Over-charge released voltage VDET1n-0.1V to 0.4V step of 0.05V (VREL1n) (n=1,2,3,4) Over-discharge released voltage VDET2n+(0.2V to 0.7V, step of 0.1V) (VREL2n) (n=1,2,3,4) Internal fixed Output delay time				
VDD+0.4V ±40mV Over-charge released voltage Over-discharge released voltage VDET1n-0.1V to 0.4V step of 0.05V (VREL1n) (n=1,2,3,4) Over-discharge released voltage VDET2n+(0.2V to 0.7V, step of 0.1V) (VREL2n) (n=1,2,3,4) Internal fixed Output delay time		Excess charge-current threshold		
Over-charge released voltage VDET1n-0.1V to 0.4V step of 0.05V (VREL1n) (n=1,2,3,4) Over-discharge released voltage VDET2n+(0.2V to 0.7V, step of 0.1V) (VREL2n) (n=1,2,3,4) Internal fixed Output delay time				
Over-discharge released voltage (n=1,2,3,4) VDET2n+(0.2V to 0.7V, step of 0.1V) (VREL2n) (n=1,2,3,4) Internal fixed Output delay time				
Over-discharge released voltage VDET2n+(0.2V to 0.7V, step of 0.1V) (VREL2n) (n=1,2,3,4) Internal fixed Output delay time	ı	Over-charge released voltage		4V step of 0.05V (VREL1n)
• Internal fixed Output delay time Over-charge detector Output Delay 1.0s Over-discharge detector Output Delay 1.2s/128ms Excess discharge-current detector Output Delay 1 5.0s/3.0s/1.0s/12ms Excess discharge-current detector Output Delay 2 48ms/10ms/2ms Excess charge-current detector Output Delay 16ms/8ms Short Circuit detector Output Delay 300µs • Output Delay Time Shortening Function. By forcing VDD voltage level to DS pin, the Output Delay time of detect and release the over-charge/discharge, the excess-charge/discharge current can be reduced. If DS pin is not necessary, set the level to VSS. Especially, the Delay Time for over-charge/discharge, excess discharge current output delay 1 become about 1/50 of normal state.) • 0V-battery charge				
 Internal fixed Output delay time	(Over-discharge released voltage		.7V, step of 0.1V) (VREL2n)
Over-discharge detector Output Delay 1.2s/128ms Excess discharge-current detector Output Delay 1 5.0s/3.0s/1.0s/12ms Excess discharge-current detector Output Delay 2 48ms/10ms/2ms Excess charge-current detector Output Delay 16ms/8ms Short Circuit detector Output Delay 300µs • Output Delay Time Shortening Function. By forcing VDD voltage level to DS pin, the Output Delay time of detect and release the over-charge/discharge, the excess-charge/discharge current can be reduced. If DS pin is not necessary, set the level to VSS. Especially, the Delay Time for over-charge/discharge, excess discharge current output delay 1 become about 1/50 of normal state.) • OV-battery charge				
Excess discharge-current detector Output Delay 1 5.0s/3.0s/1.0s/12ms Excess discharge-current detector Output Delay2 48ms/10ms/2ms Excess charge-current detector Output Delay 16ms/8ms Short Circuit detector Output Delay 300µs • Output Delay Time Shortening Function. By forcing VDD voltage level to DS pin, the Output Delay time of detect and release the over-charge/discharge, the excess-charge/discharge current can be reduced. If DS pin is not necessary, set the level to VSS. Especially, the Delay Time for over-charge/discharge, excess discharge current output delay 1 become about 1/50 of normal state.) • OV-battery charge	 Internal fixed Output de 	·		
Excess discharge-current detector Output Delay2 48ms/10ms/2ms Excess charge-current detector Output Delay 16ms/8ms Short Circuit detector Output Delay 300µs • Output Delay Time Shortening Function. By forcing VDD voltage level to DS pin, the Output Delay time of detect and release the over-charge/discharge, the excess-charge/discharge current can be reduced. If DS pin is not necessary, set the level to VSS. Especially, the Delay Time for over-charge/discharge, excess discharge current output delay 1 become about 1/50 of normal state.) • OV-battery charge		Over-discharge detect	or Output Delay	
Excess charge-current detector Output Delay 16ms/8ms Short Circuit detector Output Delay 300µs • Output Delay Time Shortening Function. By forcing VDD voltage level to DS pin, the Output Delay time of detect and release the over-charge/discharge, the excess-charge/discharge current can be reduced. If DS pin is not necessary, set the level to VSS. Especially, the Delay Time for over-charge/discharge, excess discharge current output delay 1 become about 1/50 of normal state.) • OV-battery charge		Excess discharge-current detec	tor Output Delay 1	5.0s/3.0s/1.0s/12ms
Short Circuit detector Output Delay 300µs • Output Delay Time Shortening Function. By forcing VDD voltage level to DS pin, the Output Delay time of detect and release the over-charge/discharge, the excess-charge/discharge current can be reduced. If DS pin is not necessary, set the level to VSS. Especially, the Delay Time for over-charge/discharge, excess discharge current output delay 1 become about 1/50 of normal state.) • OV-battery charge		Excess discharge-current detec	tor Output Delay2	48ms/10ms/2ms
 Output Delay Time Shortening Function. By forcing VDD voltage level to DS pin, the Output Delay time of detect and release the over-charge/discharge, the excess-charge/discharge current can be reduced. If DS pin is not necessary, set the level to VSS. Especially, the Delay Time for over-charge/discharge, excess discharge current output delay 1 become about 1/50 of normal state.) OV-battery charge		Excess charge-current detector	Output Delay	16ms/8ms
time of detect and release the over-charge/discharge, the excess-charge/discharge current can be reduced. If DS pin is not necessary, set the level to VSS. Especially, the Delay Time for over-charge/discharge, excess discharge current output delay 1 become about 1/50 of normal state.) • 0V-battery charge — For each cell, charge inhibit voltage is set at Max.=1.1V.		Short Circuit detector Output I	Delay	300µs
excess-charge/discharge current can be reduced. If DS pin is not necessary, set the level to VSS. Especially, the Delay Time for over-charge/discharge, excess discharge current output delay 1 become about 1/50 of normal state.) • 0V-battery charge — For each cell, charge inhibit voltage is set at Max.=1.1V.	Output Delay Time Short	rtening Function. By forcing VD	DD voltage level to DS	S pin, the Output Delay
If DS pin is not necessary, set the level to VSS. Especially, the Delay Time for over-charge/discharge, excess discharge current output delay 1 become about 1/50 of normal state.) • 0V-battery charge		time of detect	and release the ove	r-charge/discharge, the
the Delay Time for over-charge/discharge, excess discharge current output delay 1 become about 1/50 of normal state.) • 0V-battery charge		excess-charge	e/discharge current	can be reduced.
charge current output delay 1 become about 1/50 of normal state.) • 0V-battery charge		If DS pin is no	ot necessary, set the	level to VSS. Especially,
normal state.) • 0V-battery charge For each cell, charge inhibit voltage is set at Max.=1.1V.		the Delay Ti	me for over-charge.	/discharge, excess dis-
• 0V-battery charge For each cell, charge inhibit voltage is set at Max.=1.1V.		charge curre	ent output delay 1	become about 1/50 of
		normal state	.)	
(Vnochgn, $n=1,2,3,4$)	• 0V-battery charge	For each cell,	charge inhibit voltag	ge is set at Max.=1.1V.
		(Vnochgn, n=	1,2,3,4)	

• Small package......SSOP-16

APPLICATIONS

- \bullet Li+ / Li Polymer protector of over-charge, over-discharge, excess-current for battery pack
- $\bullet \ \ Over-charge, \ discharge, \ and \ current \ protectors \ for \ notebook-PCs, \ power \ tools, \ and \ any \ other \ gadgets \ using \ on \ board \ Li+\ /\ Li\ Polymer \ battery$

BLOCK DIAGRAMS



SELECTION GUIDE

In the R5431Vxxxxx Series, input threshold of over-charge, over-discharge, excess charge/discharge current, and output delay time can be designated according to the application.

Part Number is designated as follows:

(ex.)

R5431V 301AA

←Part Number

 \uparrow \uparrow \uparrow \uparrow

 $a \quad b \quad c \ d$

Code	Contents
a	Package Type V: SSOP-16
b	Serial Number for the R5431 Series designating input threshold for over-charge, over-discharge, excess charge/discharge-current detectors.
С	Designation of Output delay option
d	Designation of version symbols.

*Function Table

Code	Over-charge Released condi- tion	Over-discharge Released condi- tion	0V battery charge in- hibit
R5431VxxxAA	By voltage	By voltage	inhibit
R5431VxxxBA	By voltage	By voltage	inhibit
R5431VxxxDA	By voltage	By voltage	inhibit
R5431VxxxEA	By voltage	By voltage	inhibit

Code	Over-charge detector out- put delay time tVdet1 (ms)	Over-discharge detector output delay time tVdet2 (ms)	Excess-discharge current detector threshold output delay time 1 tVdet3-1(ms)	Excess-discharge current detector threshold output delay time 2 tVdet3-2 (ms)	Excess-charge current de- tector thresh- old output delay time tVdet4 (ms)	Short detector threshold output delay time Tshort(\(\mu \) s)
R5431VxxxAA	1000	1200	1000	10	8	300
R5431VxxxBA	1000	128	12	2	8	300
R5431VxxxDA	1000	128	3000	48	16	300
R5431VxxxEA	1000	128	5000	48	16	300


*Product name list

Code	Over-charge detector threshold VDET1n (V) *1	Over-charge Released voltage VREL1n (V) *1	Over-discharge detector threshold VDET2n (V) *1	Over-discharge Released volt- ageVREL2n (V) *1	Excess-discharge Current detector threshold 1 VDET3-1 (V) *2	Excess-discharge current detector threshold 2 VDET3-2 (V) *2	Excess-charge current de- tector thresh- old VDET4 (V) *2
R5431V301AA	4.350	4.150	2.300	3.000	-0.200	-0.600	0.200
R5431V303AA	3.650	3.400	2.000	3.000	-0.200	-0.600	0.200
R5431V304AA	4.300	4.100	2.300	3.000	-0.200	-0.600	0.200
R5431V301BA	4.350	4.150	2.300	3.000	-0.200	-0.600	0.200
R5431V303BA	3.650	3.400	2.000	3.000	-0.200	-0.600	0.200
R5431V304BA	4.300	4.100	2.300	3.000	-0.200	-0.600	0.200
R5431V305BA	3.900	3.700	2.500	2.800	-0.200	-0.600	0.200
R5431V301DA	4.350	4.150	2.300	3.000	-0.200	-0.600	0.200
R5431V303DA	3.650	3.400	2.000	3.000	-0.200	-0.600	0.200
R5431V304DA	4.300	4.100	2.300	3.000	-0.200	-0.600	0.200
R5431V301EA	4.350	4.150	2.300	3.000	-0.200	-0.600	0.200
R5431V303EA	3.650	3.400	2.000	3.000	-0.200	-0.600	0.200
R5431V304EA	4.300	4.100	2.300	3.000	-0.200	-0.600	0.200

^{*1:} n=1,2,3,4

^{*2:} With reference to the V_{DD} level

PIN CONFIGURATIONS



PIN DESCRIPTION

Pin No.	Symbol	Description
1	Соит	Output pin of over-charge detection, CMOS output
2	V+	Charger positive terminal input pin
3	Dout	Output pin of over-discharge detection, CMOS output
4	NC	No Connection
5	NC	No Connection
6	DS	Output Delay Time Shortening Pin
7	Vss	Vss pin. Ground pin for the IC
8	NC	No Connection
9	NC	No Connection
10	SEL	3-cell/4-cell alternative pin
11	CTL	Charge/discharge FET control pin
12	VC4	Positive terminal Pin for Cell-4
13	VC3	Positive terminal Pin for Cell-3
14	VC2	Positive terminal pin for Cell-2
15	VC1	Positive terminal pin for Cell-1
16	Vdd	VDD Pin

ABSOLUTE MAXIMUM RATINGS

Topt=25°C, Vss=0V

Symbol	Item	Ratings	Unit
$V_{ m DD}$	Supply voltage	-0.3 to 26	V
	Input Voltage		
Vc1	Positive input pin for Cell-1	Vc2 -0.3 to Vc2+6.5	
Vc2	Positive input pin for Cell-2	Vc3 -0.3 to Vc3+6.5	
Vc3	Positive input pin for Cell-3	Vc4 -0.3 to Vc4+6.5	
Vc4	Positive input pin for Cell-4	Vss-0.3 to Vss+6.5	V
V+	Charger positive input pin voltage	Vss-0.3 to 30	
SEL	SEL pin voltage	Vss-0.3 to VDD+0.3	
CTL	CTL pin voltage	Vss-0.3 to VDD+0.3	
DS	DS pin voltage	Vss-0.3 to VDD+0.3	
	Output voltage		
VCout	Cout pin	Vss -0.3 to 30	V
VD_{OUT}	Dout pin	V_{SS} -0.3 to V_{DD} +0.3	V
PD	Power dissipation	685	mW
Topt	Operating temperature range	-40 to 85	°C
Tstg	Storage temperature range	-55 to 125	°C

ELECTRICAL CHARACTERISTICS

R5431V3XXAA

Unless otherwise specified, Topt=25°C

Symbol	Item	Conditions	Min.	Тур.	Max.	Unit
$V_{\rm DD1}$	Operating input voltage	Voltage defined as VDD-VSS	2		20	V
Vnoch	Maximum charge inhibit	VDD=VC1			1.100	V
gn	Voltage (n=1,2,3,4)	V _{DD} =V+			1.100	V
$ m V_{DET1n}$	CELLn Over-charge thresh-	Detect rising edge of supply voltage				
V DET1n	old (n=1,2,3,4)	Rn=330Ω	VDET1n-0.025	$V_{\rm DET1n}$	VDET1n+0.025	V
V _{REL1n}	CELLn Over-charge released voltage	Rn=330Ω	V _{REL1n} -0.050	V_{REL1n}	$V_{\text{REL1n+}}0.050$	V
tV _{DET1}	Output delay of over-charge	V _{DD} =V _{C1} , V _{CELL} n=3.5V, V _{CELL1} =3.5V to 4.5V (n=2,3,4)	0.7	1.0	1.3	s
tV_{REL1}	Output delay of release from over-charge	$V_{DD}=V_{C1},\ V_{CELL}n=3.5V,\ V_{CELL1}=4.5V$ to 3.5V (n=2,3,4)	11	16	21	ms
V _{DET2n}	CELLn Over-discharge threshold (n=1,2,3,4)	Detect falling edge of supply voltage	V _{DET2n} ×0.975	V _{DET2n}	V _{DET20} ×1.025	V
V _{REL2n}	CELLn Released Voltage from Over-discharge (n=1,2,3,4)	Detect rising edge of supply voltage	V _{REL2n} ×0.975	V _{REL2n}	V _{REL2n} ×1.025	V
t $ m V_{DET2}$	Output delay of over-discharge	V _{DD} =V _{C1} , V _{CELLn} =3.5V, V _{CELL1} =3.5V to 2.0V (n=2,3,4)	0.8	1.2	1.6	s
tV _{REL2}	Output delay of release from over-discharge	Vdd=Vc1, Vcelln=3.5V, Vcell1=2.0V to 3.5V, (n=2.3.4)	0.7	1.2	1.7	ms
Vdet3-1	Excess discharge-current threshold	Detect falling edge, VDD pin voltage base	V _{DET3} -0.020	V _{DET3-1}	V _{DET3-1} +0.020	V
Vdet3-2	2	Detect falling edge, VDD pin voltage base	-0.700	-0.600	-0.500	V
t V det3-1	Output delay of excess discharge current 1	VDD=VC1, VCELLn=3.5V, V+=VDD to VDET3-1-0.1V, (n=1,2,3,4)	0.7	1.0	1.3	s
t $ m V_{DET3-2}$	Output delay of excess discharge current 2	VDD=VC1, $V_{CELLn}=3.5V$, $V_{+}=V_{DD}$ to V_{DET3-2} -0.2V, $(n=1,2,3,4)$	7	10	13	ms
tV _{REL3}	Output delay of release from excess discharge-current	$\begin{array}{l} V_{\rm DD=VC1}, V_{\rm CELLn}{=}3.5V, \\ V+{=}V_{\rm DET3-2}{-}0.1V \ to \ V_{\rm DD} \\ (n{=}1,2,3,4) \end{array}$	0.7	1.2	1.7	ms
		VDD=VC1, VCELLn=3.5V (n=1,2,3,4)	0.17	0.20	0.23	
$V_{\rm DET4}$	Excess charge-current threshold	Detect rising edge, the value is V_{DD}	0.27	0.30	0.33	V
tVrel3 C e Vdet4 E		base.	0.36	0.40	0.44	
tV _{DET4}	Output delay of excess charge-current	VDD=VC1, VCELLn=3.5V, V+=VDD to VDD+0.5V, (n=1,2,3,4) VDD base	5	8	11	ms
tV _{REL4}	Output delay of release from excess charge-current	$V_{DD=VC1}, V_{CELLn}=3.5V, \\ V_{+=V_{DD}+0.5V} \text{ to } V_{DD} \text{ (n-1,2,3,4)}$	0.7	1.2	1.7	ms
Vshort	Short protection voltage	V _{DD=VC1} , V _{CELLn} =3.5V, V _{DD} base (n=1,2,3,4)	-1.7	-1.2	-0.7	V
tshort	Output Delay of Short protection	$V_{DD}=V_{C1}, V_{CELLn}=3.5V, V_{+}=V_{DD}$ to $V_{DD}+0.5V, (n=1,2,3,4)$	200	300	500	μs
Rshort	Reset resistance for Excess Discharge current protection	V _{DD} =14.4V, V+=V _{DD} -1V	15	30	65	kΩ
Iss	Supply current	VDD=VC1, VCELLn=3.9V (n=1,2,3,4)		12	30	μΑ
Istb	Standby current	$V_{DD=}V_{C1}, V_{CELLn}=2.0V$ (n=1,2,3,4)		6	12	μΑ

R5431V3XXBA version

Unless otherwise specified, Topt=25°C

	T-		1	· -	1	
Symbol	Item	Conditions	Min.	Тур.	Max.	Unit
$V_{\rm DD1}$	Operating input voltage	Voltage defined as VDD-VSS	2		20	V
Vnoc hgn	Maximum charge inhibit Voltage (n=1,2,3,4)	$V_{DD}=V_{C1}$ $V_{DD}=V+$			1.100	V
V _{DET1n}	CELLn Over-charge threshold (n=1,2,3,4)	Detect rising edge of supply voltage $Rn=330\Omega$	VDET1n-0.025	V _{DET1n}	VDET1n+0.025	V
V_{REL1n}	CELLn Over-charge released voltage	Rn=330Ω	V_{REL1n} -0.050	V _{REL1U}	$V_{\text{REL1n}} + 0.050$	V
tV _{DET1}	Output delay of over-charge	V _{DD} =V _{C1} , V _{CELL} n=3.5V, V _{CELL1} =3.5V to 4.5V (n=2,3,4)	0.7	1.0	1.3	s
tV_{REL1}	Output delay of release from over-charge	V _{DD} =V _{C1} , V _{CELL} n=3.5V, V _{CELL1} =4.5V to 3.5V (n=2,3,4)	11	16	21	ms
V _{DET2n}	CELLn Over-discharge threshold (n=1,2,3,4)	Detect falling edge of supply voltage	V _{DET2n} ×0.975	V _{DET2n}	V _{DET20} ×1.025	V
V_{REL2n}	CELLn Released Voltage from Over-discharge (n=1,2,3,4)	Detect rising edge of supply voltage	$V_{REL2n}\!\! imes\!0.975$	V _{REL2n}	V _{REL2n} ×1.025	V
t V det2	Output delay of over-discharge	$ \begin{array}{c} V_{\text{DD}} \!\!=\!\! V_{\text{C1}}, \; V_{\text{CELLn}} \!\!=\!\! 3.5 V, \\ V_{\text{CELL1}} \!\!=\!\! 3.5 V \; \text{to} \; 2.0 V \; (n \!\!=\!\! 2, \! 3, \! 4) \end{array} $	89	128	167	ms
tV_{REL2}	Output delay of release from over-discharge	VDD=VC1, VCELLn=3.5V, VCELL1=2.0V to 3.5V, (n=2.3.4)	0.7	1.2	1.7	ms
$V_{\rm DET3-1}$	Excess discharge-current threshold 1		V _{DET3-1} -0.020	V _{DET3-1}	V _{DET3-1} +0.020	V
$V_{ m DET3-2}$	Excess discharge-current threshold 2	Detect falling edge, VDD voltage base	-0.700	-0.600	-0.500	V
tVdet3-	Output delay of excess discharge current 1	VDD=VC1, VCELLn=3.5V, V+=V _{DD} to V _{DET3-1} -0.1V, (n=1,2,3,4)	8	12	16	ms
${ m tV}_{ m DET3-}$ 2	Output delay of excess discharge current 2	$V_{DD}=V_{C1}, V_{CELLn}=3.5V, V_{+}=V_{DD}$ to $V_{DET3-2}-0.2V, (n=1,2,3,4)$	1.4	2.0	2.6	ms
tV _{REL3}	Output delay of release from excess discharge-current	$V_{\mathrm{DD=VC1}}, V_{\mathrm{CELLn}}{=}3.5 V, \ V_{+}{=}V_{\mathrm{DET3-2}}{=}0.1 V \ to \ V_{\mathrm{DD}} \ (n{=}1,2,3,4)$	0.7	1.2	1.7	ms
		VDD=VC1, VCELLn=3.5V (n=1,2,3,4)	0.17	0.20	0.23	
$V_{\rm DET4}$	Excess charge-current threshold	Detect rising edge, the value is V _{DD} base.	0.27	0.30	0.33	V
			0.36	0.40	0.44	_
tV _{DET4}	Output delay of excess charge-current	V _{DD=} V _{C1} , V _{CELLn} =3.5V, V+=VDD to VDD+0.5V, (n=1,2,3,4) VDD base	5	8	11	ms
tV _{REL4}	Output delay of release from excess charge-current	VDD=VC1, V _{CELLn} =3.5V, V+=V _{DD} +0.5V to V _{DD} (n-1,2,3,4)	0.7	1.2	1.7	ms
Vshort		V _{DD=} V _{C1} , V _{CELLn} =3.5V, V _{DD} base (n=1,2,3,4)	-1.7	-1.2	-0.7	V
tshort	Output Delay of Short protection	VDD=VC1, V _{CELLn} =3.5V, V+=V _{DD} to V _{DD} +0.5V, (n=1,2,3,4)	200	300	500	μs
Rshort	Reset resistance for Excess Discharge current protection	V _{DD} =14.4V, V+=V _{DD} -1V	15	30	65	kΩ
Iss	Supply current	VDD=VC1, VCELLn=3.9V (n=1,2,3,4)		12	30	μΑ
Istb	Standby current	V _{DD=} V _{C1} , V _{CELLn} =2.0V (n=1,2,3,4)		6	12	μΑ
	\(\(\O \C \) \(\	<u> </u>		L		

R5431V3XXDA version

Unless otherwise specified, Topt=25°C

Symbol	Item	Conditions	Min.	Тур.	Max.	Unit
V _{DD1}	Operating input voltage	Voltage defined as V _{DD} -V _{SS}	2	J.1	20	V
Vnoc hgn	Maximum charge inhibit Voltage (n=1,2,3,4)	$\begin{array}{c} V_{DD} = V_{C1} \\ V_{DD} = V + \end{array}$			1.100	V
V _{DET1n}	CELLn Over-charge threshold (n=1,2,3,4)	Detect rising edge of supply voltage $Rn{=}330\Omega$	VDET1n-0.025	V _{DET1n}	VDET1n+0.025	V
V_{REL1n}	CELLn Over-charge released voltage	Rn=330Ω	V_{REL1n} -0.050	V _{REL1U}	$V_{REL1n}+0.050$	V
tV _{DET1}	Output delay of over-charge	V _{DD} =V _{C1} , V _{CELL} n=3.5V, V _{CELL1} =3.5V to 4.5V (n=2,3,4)	0.7	1.0	1.3	s
tV_{REL1}	Output delay of release from over-charge	V _{DD} =V _{C1} , V _{CELL} n=3.5V, V _{CELL1} =4.5V to 3.5V (n=2,3,4)	11	16	21	ms
$V_{ m DET2n}$	CELLn Over-discharge threshold (n=1,2,3,4)	Detect falling edge of supply voltage	V _{DET2n} ×0.975	V _{DET2n}	V _{DET20} ×1.025	V
V_{REL2n}	CELLn Released Voltage from Over-discharge (n=1,2,3,4)	Detect rising edge of supply voltage	V _{REL2n} ×0.975	V _{REL2n}	V _{REL2n} ×1.025	V
tV _{DET2}	Output delay of over-discharge	V _{DD} =V _{C1} , V _{CELLn} =3.5V, V _{CELL1} =3.5V to 2.0V (n=2,3,4)	89	128	167	ms
tV _{REL2}	Output delay of release from over-discharge	VDD=VC1, VCELLn=3.5V, VCELL1=2.0V to 3.5V, (n=2.3.4)	0.7	1.2	1.7	ms
$V_{\rm DET3-1}$	Excess discharge-current threshold 1		V _{DET3-1} -0.020	V _{DET3-1}	V _{DET3-1} +0.020	V
V _{DET3-2}	Excess discharge-current threshold 2	Detect falling edge, VDD voltage base	-0.700	-0.600	-0.500	V
tVdet3-	Output delay of excess discharge current 1	VDD=VC1, VCELLn=3.5V, V+=V _{DD} to V _{DET3-1} -0.1V, (n=1,2,3,4)	2.1	3.0	3.9	s
tV _{DET3-}	Output delay of excess discharge current 2	$V_{DD}=V_{C1}, V_{CELLn}=3.5V, V_{+}=V_{DD}$ to $V_{DET3-2}-0.2V, (n=1,2,3,4)$	33	48	63	ms
tV _{REL3}	Output delay of release from excess discharge-current	VDD=VC1, VCELLn=3.5V, V+=V _{DET3-2} -0.1V to V _{DD} (n=1,2,3,4)	0.7	1.2	1.7	ms
		VDD=VC1, VCELLn=3.5V (n=1,2,3,4)	0.17	0.20	0.23	
V_{DET4}	Excess charge-current threshold	Detect rising edge, the value is V _{DD}	0.27	0.30	0.33	V
		base.	0.36	0.40	0.44	
tVdet4	Output delay of excess charge-current	VDD=VC1, VCELLn=3.5V, V+=VDD to VDD+0.5V, (n=1,2,3,4) VDD base	11	16	21	ms
tV _{REL4}	Output delay of release from excess charge-current	V _{DD=VC1} , V _{CELLn} =3.5V, V+=V _{DD} +0.5V to V _{DD} (n-1,2,3,4)	0.7	1.2	1.7	ms
Vshort	Short protection voltage	V _{DD=} V _{C1} , V _{CELLn} =3.5V, V _{DD} base (n=1,2,3,4)	-1.7	-1.2	-0.7	V
tshort	Output Delay of Short protection	VDD=VC1, V _{CELLn} =3.5V, V+=V _{DD} to V _{DD} +0.5V, (n=1,2,3,4)	200	300	500	μs
Rshort	Reset resistance for Excess Discharge current protection	V _{DD} =14.4V, V+=V _{DD} -1V	15	30	65	kΩ
Iss	Supply current	VDD=VC1, VCELLn=3.9V (n=1,2,3,4)		12	30	μA
Istb	Standby current	V _{DD=} V _{C1} , V _{CELLn} =2.0V (n=1,2,3,4)		6	12	μA
	VOELL O-II I II 4 0 0 4					•

R5431V3XXEA version

Unless otherwise specified, Topt= $25^{\circ}C$

Crmahal	Itama	Conditions	Min.	Trees	Morr	T Inaid
Symbol	Item	Conditions	Min.	Тур.	Max.	Unit
$V_{\rm DD1}$	Operating input voltage	Voltage defined as VDD-VSS	2		20	V
Vnoc	Maximum charge inhibit	VDD=VC1			1 100	V
hgn	Voltage (n=1,2,3,4)	V _{DD} =V+			1.100	V
	CELLn Over-charge threshold	Detect rising edge of supply voltage				
$V_{ m DET1n}$	(n=1,2,3,4)	Rn=330Ω	VDET1n-0.025	$V_{\rm DET1n}$	VDET1n+0.025	V
V _{REL1n}	CELLn Over-charge released voltage	Rn=330Ω	V _{REL1n} -0.050	V _{REL1U}	V _{REL1n} +0.050	V
tV _{DET1}	Output delay of over-charge	V _{DD} =V _{C1} , V _{CELL} n=3.5V, V _{CELL1} =3.5V to 4.5V (n=2,3,4)	0.7	1.0	1.3	s
tV_{REL1}	Output delay of release from over-charge	V _{DD} =V _{C1} , V _{CELL} n=3.5V, V _{CELL1} =4.5V to 3.5V (n=2,3,4)	11	16	21	ms
V _{DET2n}	CELLn Over-discharge threshold (n=1,2,3,4)	Detect falling edge of supply voltage	V _{DET2n} ×0.975	V _{DET2n}	V _{DET20} ×1.025	V
V_{REL2n}	CELLn Released Voltage from Over-discharge (n=1,2,3,4)	Detect rising edge of supply voltage	$V_{REL2n}\!\! imes\!0.975$	V _{REL2n}	V _{REL2n} ×1.025	V
tVdet2	Output delay of over-discharge	$\begin{array}{c} V_{\rm DD} \!\!=\!\! V_{\rm C1}, \; V_{\rm CELLn} \!\!=\!\! 3.5 V, \\ V_{\rm CELL1} \!\!=\!\! 3.5 V \; to \; 2.0 V \; (n \!\!=\!\! 2, \! 3, \! 4) \end{array}$	89	128	167	ms
tV_{REL2}	Output delay of release from over-discharge	Vdd=Vc1, Vcelln=3.5V, Vcell1=2.0V to 3.5V, (n=2.3.4)	0.7	1.2	1.7	ms
$V_{\rm DET3-1}$	Excess discharge-current threshold 1	Detect falling edge, VDD voltage base	V _{DET3-1} -0.020	V _{DET3-1}	V _{DET3-1} +0.020	V
V _{DET3-2}	Excess discharge-current threshold 2	Detect falling edge, VDD voltage base	-0.700	-0.600	-0.500	V
tV _{DET3-}	Output delay of excess discharge current 1	VDD=VC1, VCELLn=3.5V, V+=V _{DD} to V _{DET3-1} -0.1V, (n=1,2,3,4)	3.5	5.0	6.5	s
tV _{DET3-}	Output delay of excess discharge current 2	$V_{DD}=V_{C1}, V_{CELLn}=3.5V, V_{+}=V_{DD}$ to $V_{DET3-2}-0.2V, (n=1,2,3,4)$	33	48	63	ms
tV _{REL3}	Output delay of release from excess discharge-current	VDD=VC1, VCELLn=3.5V, V+=V _{DET3-2} -0.1V to V _{DD} (n=1,2,3,4)	0.7	1.2	1.7	ms
		VDD=VC1, VCELLn=3.5V (n=1,2,3,4)	0.17	0.20	0.23	
$V_{\rm DET4}$	Excess charge-current threshold	Detect rising edge, the value is V _{DD}	0.27	0.30	0.33	V
		base.	0.36	0.40	0.44	
tV _{DET4}	Output delay of excess charge-current	V _{DD=} V _{C1} , V _{CELLn} =3.5V, V+=VDD to VDD+0.5V, (n=1,2,3,4) VDD base	11	16	21	ms
tVrel4	Output delay of release from excess charge-current	VDD=VC1, V _{CELLn} =3.5V, V+=V _{DD} +0.5V to V _{DD} (n-1,2,3,4)	0.7	1.2	1.7	ms
Vshort	Short protection voltage	V _{DD=VC1} , V _{CELLn} =3.5V, V _{DD} base (n=1,2,3,4)	-1.7	-1.2	-0.7	V
tshort	Output Delay of Short protection	$V_{DD}=V_{C1}, V_{CELLn}=3.5V, V_{+}=V_{DD}$ to $V_{DD}+0.5V, (n=1,2,3,4)$	200	300	500	μs
Rshort	Reset resistance for Excess Discharge current protection	V _{DD} =14.4V, V+=V _{DD} -1V	15	30	65	kΩ
Iss	Supply current	VDD=VC1, VCELLn=3.9V (n=1,2,3,4)		12	30	μΑ
Istb	Standby current	V _{DD=} V _{C1} , V _{CELLn} =2.0V (n=1,2,3,4)		6	12	μΑ
_	\(\O_{\text{L}}\) = \(\text{L} = \text{L} =	, , , -, ,	l	1	1	1

 $Input/\ Output\ Pins\ (R5431V3XXAA/BA/DA/EA\ common) \\ \qquad Unless\ otherwise\ specified,\ Topt=25^{\circ}C$

Symbol	Item	Conditions	Min.	Typ.	Max.	Unit
VIH1	SEL pin "H" input voltage	Conditions	V _{DD} x 0.8	<u> 1</u>	V _{DD} +0.3	V
$V_{\rm IL1}$	SEL pin "L" input voltage		VSS-0.3		V _{DD} +0.3	V
V _{IL1}	CTL pin "H" input voltage		VDD x 0.8		VDD X 0.≈ VDD+0.3	V
V _{IL2}	CTL pin "L" input voltage		Vss-0.3		VDD+0.3	V
V _{II} _I	DS pin "H" input voltage		VDD x 0.8		V _{DD} +0.2	V
VIL3	DS pin "L" input voltage		Vss-0.3		VDD+0.3	ms
-	C _{OUT} Nch ON voltage	I _{OL} =50μA, V _{DD} =V _{C1} , Vcelln=3.5V (n=1,2,3,4), CTL=Vss	V 33 0.0	0.1	0.5	V
V _{OH1}	C _{OUT} Pch ON voltage	I _{OH} =-50μA, V _{DD} =V _{C1} , Vcelln=3.5V (n=1,2,3,4), CTL=V _{DD}	13.5	13.9		V
V _{OL2}	D _{OUT} Nch ON voltage	$ \begin{split} I_{OL} = & 50 \mu A, \ V_{DD} = V_{C1}, \\ & V celln = & 3.5 V \ (n = 1, 2, 3, 4), \\ & CTL = V ss \end{split} $		0.1	0.5	V
V _{OH2}	D _{OUT} Pch ON voltage	I _{OH} =-50μA, V _{DD} =V _{C1} , Vcelln=3.5V (n=1,2,3,4), CTL=V _{DD}	13.5	13.9		V
I _{IH}	CTL pin "H" input current	V _{DD} =VC1, V _{CELLn} =3.5V, (n=1,2,3,4), CTL=14V	0.15	0.70	1.60	μΑ

OPERATION

• VDET1n / Over-Charge Detectors (n=1, 2, 3, 4)

While the cell is charged, the voltage between VC1 pin and VC2 pin (the voltage of the Cell-1), the voltage between VC2 pin and VC3 pin (the voltage of the Cell-2), the voltage between VC3 pin and VC4 pin (the voltage of the Cell-3), the voltage of VC4 pin and VSS pin (the voltage of Cell-4) are supervised. Even if one of the cells' voltage becomes equal or more than the over-charge detector threshold, the over-charge is detected, and an external charge control Pch MOSFET turns off with Cout pin being at "H" level.

To reset the over-charge and make the Cout pin level to "L" again after detecting over-charge, in such conditions that a time when the all Cells' voltages are down to a level lower than over-charge voltage, by connecting a kind of load to VDD after disconnecting a charger from the battery pack. Then, the output voltage of Cout pin becomes "L", and it makes an external Pch MOSFET turn on, and charge cycle is available. If a charger is continuously connected to the battery pack, when all the cells voltages are lower than the released voltage from over-charge, charge cycle is acceptable. Thus, this over-charge detector has hysteresis. To judge whether or not load is connected, the built-in excess-discharge current detector is used. By connecting some load, V+ pin voltage becomes equal or less than excess-discharge current detector threshold, and reset the over-charge detecting state.

Further, even if when one of the cells is equal or higher than the over-charge detector threshold, if a charger is removed and some load is connected, COUT outputs "H", however, load current can flow through the parasitic diode of the external charge control Pch MOSFET. After that, when the VDD pin voltage becomes lower than the over-charge detector threshold, COUT becomes "L".

Internal fixed output delay times for over-charge detection and release from over-charge exist. Even if one of voltage of Cells keeps its level more than the over-charge detector threshold, and output delay time passes, over-charge voltage is detected. Even when the voltage of each cell becomes equal or higher level than VDETI if these voltages would be back to a level lower than the over-charge detector threshold within a time period of the output delay time, the over-charge is not detected. Besides, after detecting over-charge, each Cell voltage is lower than the over-charge detector threshold, even if a charger is removed and a load is connected, if the voltage is recovered within output delay time of release from over-charge, over-charge state is not released.

A level shifter incorporated in a buffer driver for the Cout pin makes the "H" level of Cout pin to the V+pin voltage.

The output of the Cout pin is Vss and V+ with CMOS buffer.

• VDET2n / Over-Discharge Detectors (n=1, 2, 3, 4)

While the cells are discharged, the voltage between VC1 pin and VC2 pin (the voltage of Cell1), the

voltage between VC2 pin and VC3 pin (Cell2 voltage), the voltage between VC3 pin and VC4 pin (Cell3 voltage), and the voltage between VC4 pin and Vss pin (Cell4 voltage) are supervised. Even if one of the cells' voltage becomes equal or less than the over-discharge detector threshold, the over-discharge is detected and discharge stops by the external discharge control Pch MOSFET turning off with the Dout pin being at "H" level.

The condition to release over-discharge voltage detector is that connecting a charger to the battery after detecting over-discharge voltage, and when the cell voltage becomes lower than over-discharge detector threshold, some charge current flows through the parasitic diode of an external Pch MOSFET, and when each cell voltage is higher than the released voltage from over-discharge, DOUT pin becomes "L" level, and by turning on the external Pch MOSFET, discharge becomes possible. When a charger is connected to the battery, if each cell is more than the released voltage from over-discharge, after the delay time of the released from over-discharge, DOUT pin becomes "L". Thus, the over-discharge detector has hysteresis.

The output delay time for over-discharge detect is fixed internally. Even if one of the voltage of Cells is down to equal or lower than the over-discharge detector threshold, if the voltage of each Cell would be back to a level higher than the over-discharge detector threshold within a time period of the output delay time, the over-discharge is not detected. Output delay time for release from over-discharge is also set.

After detecting over-discharge, supply current would be reduced and be into standby by halting unnecessary circuits and consumption current of the IC itself is made as small as possible.

When a cell voltage equals to zero, if the voltage of each cell is lower than charge inhibit maximum voltage, charge is not acceptable. All the cell voltages are higher than charge inhibit maximum voltage, Cout pin becomes "L" and a system is allowable to charge.

The output type of Dout pin is CMOS having "H" level of VDD and "L" level of Vss.

• VDET3-n (n=1, 2) /Excess discharge-current Detector, Short Circuit Protector

When the charge and discharge is acceptable, V+ pin voltage is supervised, if the load is short and V+ pin voltage becomes equal or lower than excess discharge current threshold, and equal or more than short detector threshold, the status becomes excess discharge current detected condition. If V+ pin voltage becomes equal or lower than short circuit detector threshold, the status becomes short circuit detected, then DOUT pin outputs "H" and by turning off the external Pch MOSFET, large current flow is prevented. As for version A, excess discharge current detector has two thresholds, and each threshold has the output delay time. In terms of the output delay times, the delay time for the excess discharge current detector 2 is set shorter than excess discharge current 1.

The output delay times for the excess discharge-current detectors are internally fixed.

A quick recovery of V+ pin level from a value between Excess discharge current detector and short circuit detector threshold within the delay time, may keep the status as before excess discharge current detected. Output delay time for Release from excess discharge-current detection is also set. When the short circuit protector is enabled, the delay time is also set.

The V + pin has a built-in pull-down resistor to the Vss pin, that is, the resistance to release from excess-discharge current.

After an excess discharge-current or short circuit protection is detected, removing a cause of excess discharge-current or external short circuit and opened, V+ pin level is going to the VDD pin level, through the built-in pulled down resistor. When the V+ pin becomes equal or more than excess discharge current detector threshold, the excess-discharge current or short circuit status is automatically released. The reset resistor of excess discharge-current is off at normal state. Only when detecting excess discharge-current or short circuit, the resistor is on.

Output delay time of excess discharge-current is set shorter than the delay time for over-discharge detector. Therefore, if VDD voltage would be lower than VDET2n at the same time as the excess discharge-current is detected, the R5431Vxxxxx is at excess discharge-current detection mode. By disconnecting a load and opened, the excess discharge current status is automatically released.

• VDET4/ Excess charge-current detector

When the battery pack is chargeable and discharge is also possible, VDET4 senses V+ pin voltage. For example, in case that a battery pack is charged by an inappropriate charger, an excess current flows, then the voltage of V+ pin becomes equal or more than excess charge-current detector threshold, then the output of Cout becomes "H", and prevents from flowing excess current in the circuit by turning off the external Pch MOSFET.

Output delay of excess charge current is internally fixed. Even the voltage level of V+ pin becomes equal or lower than the excess charge-current detector threshold, if the voltage becomes lower than excess charge current threshold within the delay time, the excess charge current is not detected. Output delay for the release from excess charge current is also set.

VDET4 can be released with disconnecting a charger and connecting a load.

• DS (Delay Shorten) function

Output delay time of over-charge, over-discharge, excess discharge current, excess charge current and release from those detecting modes can be shorter than those setting value by forcing VDD voltage level to DS pin.

• Operation against cell Unbalance

If one of the cells detects over-charge and the output of COUT becomes "H", even if the other cell detects over-discharge, the over-charge status is maintained and the output of COUT keeps "H". If one of the cell detects over-charge and the output of COUT becomes "H", the other cell detects

over-discharge and the former cell is released from over-charge, after the delay time of the released from over-charge, the output of COUT becomes "L", and after the delay time of detecting over-discharge, the output of DOUT becomes "H". After detecting over-discharge, internal unnecessary circuits are halted and the R5431V is into the standby mode. (Supply current Typ. $6.0\mu A$)

• Charge inhibit detector Vnochg-n (n=1, 2, 3, 4)

Charge inhibit detector is equipped for each cell. Even if one of the cells' voltage is equal or lower than charge inhibit voltage, when a charger is connected, charge inhibit is detected, the output of COUT becomes "H", then by turning off the external Pch MOSFET, the charge is halted.

While the charge inhibit status, the cell voltage with equal or lower than the charge inhibit voltage is equal or lower than over-discharge voltage, both of the outputs of COUT and DOUT become "H" and the external MOSFETS become "off"/"off". Other than charge inhibit status, external MOSFETs will never be "off"/"off".

CTL pin

By forcing VDD voltage level to CTL pin, the outputs of COUT and DOUT are set "H" compulsory.

CTL pin input and outputs of COUT and DOUT

CTL pin input	C _{OUT} output	D _{OUT} output
High	High	High
Open	normal	normal
Low	normal	normal

• SEL pin


SEL pin is used as switch over 3-cell protector and 4-cell protector. By forcing VSS voltage level to SEL pin, the operation of 4th cell's protection circuit, the signal is shut down, therefore, even if the 4th cell is shortened, over-discharge is not detected and operates as a 3-cell protector IC.

SEL pin must be set as V_{DD} voltage or V_{SS} voltage level.


SEL pin input and operation mode

SEL pin input	Operation Mode	
High	4-cell protector	
Open	Indefinite	
Low	3-cell protector	

TIMING CHART




(2) Over-discharge, Excess discharge current1, 2, Short circuit




TYPICAL APPLICATION AND TECHNICAL NOTES


*Circuit example (for 4-cell protection)




* Circuit example (for 3-cell protection)



*Circuit example (for 4-cell protection with CTL function and DS function)



*Circuit example (for 3-cell protection with CTL function and DS function)



TECHNICAL NOTES

R1, R2, R3, R4, R5, C1, C2, C3, C4, and C5 stabilize the supply voltage to the R5431Vxxxxx. If R1, R2, R3, R4, and R5 values are large, the conduction current inside the IC at detection mode, the detector threshold may rise, therefore recommended R1, R2, R3, R4 value is equal or less than $1k\Omega$. The recommended R5 value is equal or less than 330Ω .

To stabilize the operation, the value of C1, C2, C3, C4, and C5 should be equal or more than $0.01\mu F$. R5 and R6 can operate also as parts for current limit circuit against the reverse charge or applying a charger with excess charging voltage beyond the absolute maximum rating of the R5431Vxxxxx. Small value of R5 and R6 may cause over-power consumption rating of the power dissipation of the R5431Vxxxxx. Thus, the total value of 'R5+R6' should be equal or more than $1k\Omega$.

If R5 value is set too large, by the conduction current inside the IC at detection, the detector threshold becomes lower, thus recommended R5 value is equal or more than 330Ω . If R6 value is set too large, release operation by connecting a charger may be impossible, our recommendation value as R6 is equal or less than $10k\Omega$.


R7 and R8 can operate as parts for current limit circuit against forcing over voltage. If CTL function or CTL function is necessary, attach R7 and R8 with the resistance of $1k\Omega$ or more. Since a pull-down resister is not built in the DS pin, when the DS function is necessary, attach R9 with the resistance of $1k\Omega$.

To stabilize the operation of the IC, use a capacitor with a range of the capacity from $0.06\mu F$ to $0.1\mu F$ as C6.

The typical application circuit diagram is just an example. This circuit performance largely depends on the PCB layout and external components. In the actual application, fully evaluation is necessary. Over-voltage and the over current beyond the absolute maximum rating should not be forced to the protection IC and external components.

Ricoh cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Ricoh product. If technical notes are not complied with the circuit which is used Ricoh product, Ricoh is not responsible for any damages and any accidents.

TEST CIRCUITS Ε VC1 VC1 Соит Соит VC2 VC2 **D**out **D**out OSCILLOSCOPE VC3 VC3 SEL SEL VC4 VC4 DS DS CTL CTL В F VC1 VC1 V+ V+ **C**out **C**out VC2 **D**out VC3 SEL SEL VC4 DS DS CTL CTL С G VC1 VC1 V+ **V**+ **C**O UT **C**OUT VC2 VC2 Dont Dont VC3 VC3 SEL SEL VC4 VC4 DS DS CTL CTL D Н VDD VC1 V+ VC1 V_{DD} V+ Сопт COUT VC2 VC2 Dont Dont VC3 VC3 SEL SEL VC4 VC4 DS DS CTL CTL



Typical Characteristics were obtained with using those above circuits:

Test Circuit A: Typical characteristics 1) Test Circuit B: Typical characteristics 2) 3) Test Circuit C: Typical characteristics 4) 5) Test Circuit D: Typical characteristics 6) 7)

Test Circuit E: Typical characteristics 8) 9) 10)

Test Circuit F: Typical characteristics 11) 12) 13) 14) 15) 16) 17) 18) 19) 20) 21) 22) Test Circuit G: Typical characteristics 23)


Test Circuit H: Typical characteristics 24) 25) 26) 27)

Test Circuit I: Typical characteristics 30) Test Circuit J: Typical characteristics 28) Test Circuit K: Typical characteristics 31) Test Circuit L: Typical characteristics 29) Test Circuit M: Typical characteristics 32) Test Circuit N: Typical characteristics 33) 34)

TYPICAL CHARACTERISTICS (Part 1)


1) Maximum charge inhibit voltage for CELLn vs. Temperature

R5431V301AA/BA/DA/EA_{n=1}, 2, 3, 4




2) Over-charge voltage threshold (CELLn) vs. Temperature

R5431V301AA/BA/DA/EA_{n=1}, 2, 3, 4




- 3) CELLn Over-Charge Released Voltage vs. Temperature
- 4) Over-charge Detector Delay Time vs. Temperature


R5431V301AA/BA/DA/EA n=1, 2, 3, 4




R5431V301AA/BA/DA/EA n=1, 2, 3, 4



5) Release from Over-charge Delay Time vs. Temperature 6)




6) CELLn Over-discharge Detector Threshold vs. Temperature




7) CELLn Release Voltage from Over-discharge vs. Temperature






Over-discharge Detector Delay Time vs. Temperature (Ver. AA)

Topt (°C)




9) Output Delay Time of Over-discharge Detector vs. Temperature (Ver. BA/DA/EA)

R5431V301BA/DA/EA n=1, 2, 3, 4




10) Output Delay Time of Release from Over-discharge vs. Temperature


R5431V301AA/BA/DA/EA n=1, 2, 3, 4




- 11) Excess Discharge Current Detector Threshold 1 vs. Temperature
 - R5431V301AA/BA/DA/EA_{n=1}, 2, 3, 4



- 13) Short Detector Threshold vs. Temperature
 - R5431V301AA/BA/DA/EAn=1, 2, 3, 4




15) Output Delay Time of Excess discharge-current Detector 1 vs. Temperature (Ver. BA)




12) Excess Discharge Current Detector Threshold 2 vs. Temperature

R5431V301AA/BA/DA/EAn=1, 2, 3, 4




14) Output Delay Time of Excess discharge Current Detector 1 vs. Temperature (Ver. AA)


R5431V301AA n=1, 2, 3, 4




 Output Delay Time of Excess discharge-current Detector 1 vs. Temperature (Ver. DA)

er. DA)





17) Output Delay Time of Excess Discharge Current Detector 1 vs. 18) Output Delay Time of Excess Discharge Current Detector 2 vs. Temperature (Ver. AA)



19) Output Delay Time of Excess Discharge Current Detector 2 vs. Temperature (Ver. BA)

20

Topt (°C)

40

60

80


100

-60


-40

-20


0




20) Output Delay Time of Excess-discharge current Detector 2 vs. Temperature (Ver. DA/EA)



Output Delay Time of Short Detector vs. Temperature vs.




Output Delay Time for Release from Excess-discharge current . vs. Temperature




Temperature (Ver. AA/BA)

R5431V301AA/BA/DA/EA n=1, 2, 3, 4




Topt (°C)


25) Output Delay Time of Excess Charge Current Detector vs.




27) Output Delay Time of Release from Excess charge current vs.




23) Excess Discharge Current Release Resistance vs. Temperature 24) Excess Charge Current Detector Threshold vs. Temperature






26) Output Delay Time of Excess Charge Current Detector vs. Temperature (Ver. DA/EA)




28) C_{OUT} Nch ON Voltage vs. Temperature


R5431V301AA/BA/DA/EA_{n=1}, 2, 3, 4




29) D_{OUT} Nch ON Voltage vs. Temperature R5431V301AA/BA/DA/EA n=1, 2, 3, 4




30) C_{OUT} Pch ON Voltage vs. Temperature R5431V301AA/BA/DA/EAn=1, 2, 3, 4




31) Dout Pch ON Voltage vs. Temperature R5431V301AA/BA/DA/EA $\,$ n=1, 2, 3, 4




32) CTL pin "H" Input Current vs. Temperature R5431V301AA/BA/DA/EAn=1, 2, 3, 4



33) Supply Current (4-cell protection) vs. Temperature R5431V301AA/BA/DA/EA n=1, 2, 3, 4



34) Standby Current (4-cell protection) vs. Temperature




y current (4-cen protection) vs. remperature

Part 2. Delay Time dependence on $V_{\text{\tiny DD}}$

1) Delay Time for Over-charge detector vs. VDD

2) Delay Time for Release from Over-charge vs. V_{DD}





3) Output Delay of Over-discharge Detector vs. V_{DD}

(Ver. AA)


4) Output Delay of Over-discharge Detector vs. VDD

(Ver. BA/DA/EA)







5) Output Delay of Release from Excess Discharge Current 6) vs. V_{DD}




Output Delay of Excess Discharge Current 1 vs. V_{DD}




7) Delay Time of Excess Discharge Current Detector 1 vs. V_{DD} (Ver. BA)




8) Delay Time of Excess Discharge current Detector 1 vs. V_{DD} (Ver. DA)




9) Delay Time of Excess Discharge Current Detector 1 vs. V_{DD} (Ver, EA)




10) Delay Time of Excess Discharge Current Detector 2 vs. VDD (Ver. AA)




11) Delay Time of Excess Discharge Current Detector 2 vs. VDD (Ver. BA)




12) Delay Time of Excess Discharge Current Detector 2 vs. VDD (Ver. DA/EA)




13) Delay Time of Short Detector vs. VDD




14) Delay Time of Release from Excess discharge current vs. $\ensuremath{\mathsf{VDD}}$




15) Delay Time of Excess Charge Current Detector vs. \mbox{VDD} (Ver. AA/BA)



16) Delay Time of Excess Charge Current Detector vs. VDD (Ver. DA/EA)




17) Delay Time of Release from Excess Charge Current vs. $\ensuremath{\mathsf{VDD}}$




Part 3 Supply Current dependence on V_{DD}

Test Circuit (for 4-cell protection) R1 -√√√ 330Ω VDD SEL VC1 \perp_{c_1} Cell1 R2 -\\\\\ 330Ω ___0.1uF R6 1kΩ Dout VC2 ⊥c2 Cout R3 -_\ 330Ω 0.1uF VC3 **R5431V** ⊥c3 V+ R4 -√√√√ 330Ω ____0.1uF VC4 CTL \perp_{C5} R5 √√√-51 Ω ___0.1 uF VSS ⊥_{C6} ⊤0.1uF DS


4-cell protection Supply Current vs. V_{DD}



Part 4 Over-charge detector, Release voltage from Over-charge, Over-discharge detector, Release voltage from Over-discharge dependence on External Resistance value



Over-charge Detector Threshold / Released Voltage from Over-charge vs. R1 (CELL1)



Over-discharge / Released from Over-discharge Threshold vs. R1 (CELL1)

