

P-Channel Enhancement Mode MOSFET

Features

-20V/-10A, R_{DS(ΩN)}=12mΩ(typ.) @ V_{GS}=-4.5V

- Super High Dense Cell Design
- Reliable and Rugged
- SOP-8 Package
- Lead Free Available (RoHS Compliant)

 $R_{DS(ON)} = 18 m\Omega(typ.) @ V_{GS} = -2.5 V$


Applications

Power Management in Notebook Computer,
 Portable Equipment and Battery Powered
 Systems

Pin Description




Top View of SOP - 8



P-Channel MOSFET

Ordering and Marking Information



Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte in plate termination finish; which are fully compliant with RoHS and compatible with both SnPb and lead-free soldiering operations. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J STD-020C for MSL classification at lead-free peak reflow temperature.

ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.



Absolute Maximum Ratings (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Rating	Unit		
V _{DSS}	Drain-Source Voltage		-20	V	
V_{GSS}	Gate-Source Voltage		±16	V	
I _D *	Continuous Drain Current	-10	Α		
I _{DM} *	Pulsed Drain Current		-40	A	
l _S *	Diode Continuous Forward Current	-2.3	Α		
T_J	Maximum Junction Temperature	Maximum Junction Temperature			
T _{STG}	Storage Temperature Range	-55 to 150	°C		
D *	T _A =25°C		2	W	
L D	P _D * Maximum Power Dissipation		0.8	V V	
R _{θJA} *	Thermal Resistance-Junction to Ambient	62.5	°C/W		

Note:

Electrical Characteristics $(T_A = 25^{\circ}C \text{ unless otherwise noted})$

Symbol	Parameter	Test Condition	А	PM4463	PM4463K		
Symbol	Tarameter Test condition		Min.	Тур.	Max.	Unit	
Static Ch	aracteristics		•				
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _{DS} =-250μA	-20			>	
	Zoro Gato Voltago Drain Current	V _{DS} =-16V, V _{GS} =0V			-1		
I _{DSS}	Zero Gate Voltage Drain Current	T _J =85°0			-30	μΑ	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{DS}=-250\mu A$	-0.7	-0.9	-1.5	V	
I _{GSS}	Gate Leakage Current	$V_{GS}=\pm 16V, V_{DS}=0V$			±100	nA	
D a	Drain-Source On-state Resistance	V _{GS} =-4.5V, I _{DS} =-10A		12	17	mΩ	
R _{DS(ON)} a	Dialii-Source Oil-state Resistance	V _{GS} =-2.5V, I _{DS} =-8A		18	25		
V _{SD} ^a	Diode Forward Voltage	I _{SD} =-2.3A, V _{GS} =0V		-0.7	-1.3	V	
Dynamic	Characteristics ^b						
R_{G}	Gate Resistance	V _{GS} =0V,V _{DS} =0V,F=1MHz		5		Ω	
C _{iss}	Input Capacitance	$V_{GS}=0V$,		4540			
C _{oss}	Output Capacitance	V _{DS} =-15V,		1100	pF		
C _{rss}	Reverse Transfer Capacitance	Frequency=1.0MHz		810			
t _{d(ON)}	Turn-on Delay Time	V_{DD} =-10V, R_L =10 Ω ,		40	60		
T _r	Turn-on Rise Time	$I_{DS}=-1A, V_{GEN}=-4.5V,$		40	60	nc	
t _{d(OFF)}	Turn-off Delay Time	$R_G=6\Omega$		170	270	ns	
T _f	Turn-off Fall Time			90	150		

^{*}Surface Mounted on $1in^2$ pad area, $t \le 10$ sec.



Electrical Characteristics (Cont.) $(T_A = 25^{\circ}C \text{ unless otherwise noted})$

Symbol	Parameter	Test Condition	Α	PM4463K		Unit
Symbol	Farameter	rest Condition	Min.	Тур.	Max.	Offic
Gate Char	ge Characteristics ^b					
Q_g	tal Gate Charge			37	45	
Q_{gs}	Gate-Source Charge	V _{DS} =-10V, V _{GS} =-4.5V, I _{DS} =-10A		6.5		nC
Q_gd	Gate-Drain Charge	105- 1071		2.5		

Notes:


a : Pulse test ; pulse width≤300µs, duty cycle≤2%.

b : Guaranteed by design, not subject to production testing.




Typical Characteristics






T_j- Junction Temperature (°C)

Drain Current




T_j - Junction Temperature (°C)

Safe Operation Area



Thermal Transient Impedance




Square Wave Pulse Duration (sec)




Typical Characteristics (Cont.)

Output Characteristics




-V_{DS} - Drain - Source Voltage (V)


Drain-Source On Resistance



Transfer Characteristics



Gate Threshold Voltage




T_j - Junction Temperature (°C)




Typical Characteristics (Cont.)

Drain-Source On Resistance




T_j- Junction Temperature (°C)

Source-Drain Diode Forward




-Vsp - Source - Drain Voltage (V)

Capacitance



Gate Charge




Q_G - Gate Charge (nC)



Packaging Information

SOP-8 pin (Reference JEDEC Registration MS-012)




Dim	Millim	neters	Incl	nes
Dim	Min.	Max.	Min.	Max.
А	1.35	1.75	0.053	0.069
A1	0.10	0.25	0.004	0.010
D	4.80	5.00	0.189	0.197
E	3.80	4.00	0.150	0.157
Н	5.80	6.20	0.228	0.244
L	0.40	1.27	0.016	0.050
e1	0.33	0.51	0.013	0.020
e2	1.27BSC		0.50BSC	
φ 1	8	0	8	0



Physical Specifications

Terminal Material	Solder-Plated Copper (Solder Material : 90/10 or 63/37 SnPb), 100%Sn
Lead Solderability	Meets EIA Specification RSI86-91, ANSI/J-STD-002 Category 3.

Reflow Condition (IR/Convection or VPR Reflow)



Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Average ramp-up rate (T _L to T _P)	3°C/second max.	3°C/second max.
Preheat - Temperature Min (Tsmin) - Temperature Max (Tsmax) - Time (min to max) (ts)	100°C 150°C 60-120 seconds	150°C 200°C 60-180 seconds
Time maintained above: - Temperature (T _L) - Time (t _L)	183°C 60-150 seconds	217°C 60-150 seconds
Peak/Classificatioon Temperature (Tp)	See table 1	See table 2
Time within 5°C of actual Peak Temperature (tp)	10-30 seconds	20-40 seconds
Ramp-down Rate	6°C/second max.	6°C/second max.
Time 25°C to Peak Temperature	6 minutes max.	8 minutes max.

Notes: All temperatures refer to topside of the package .Measured on the body surface.



Classification Reflow Profiles(Cont.)

Table 1. SnPb Entectic Process - Package Peak Reflow Temperatures

Package Thickness	Volume mm³ <350	Volume mm³ ≥350
<2.5 mm	240 +0/-5°C	225 +0/-5°C
≥2.5 mm	225 +0/-5°C	225 +0/-5°C

Table 2. Pb-free Process - Package Classification Reflow Temperatures


Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm³ >2000
<1.6 mm	260 +0°C*	260 +0°C*	260 +0°C*
1.6 mm – 2.5 mm	260 +0°C*	250 +0°C*	245 +0°C*
≥2.5 mm	250 +0°C*	245 +0°C*	245 +0°C*

^{*}Tolerance: The device manufacturer/supplier **shall** assure process compatibility up to and including the stated classification temperature (this means Peak reflow temperature +0°C. For example 260°C+0°C) at the rated MSL level.

Reliability Test Program

Test item	Method	Description
SOLDERABILITY	MIL-STD-883D-2003	245°C,5 SEC
HOLT	MIL-STD 883D-1005.7	1000 Hrs Bias @ 125°C
PCT	JESD-22-B, A102	168 Hrs, 100% RH, 121°C
TST	MIL-STD 883D-1011.9	-65°C ~ 150°C, 200 Cycles


Carrier Tape & Reel Dimensions



Copyright © ANPEC Electronics Corp. Rev. B.1 - Mar., 2005



Carrier Tape & Reel Dimensions(Cont.)



Application	А	В	С	J	T1	T2	W	Р	Е
	330±1	62 ± 1.5	12.75 + 0.1 5	2 + 0.5	12.4 +0.2	2± 0.2	12 + 0.3 - 0.1	8± 0.1	1.75± 0.1
SOP-8	F	D	D1	Po	P1	Ao	Во	Ko	t
	5.5 ± 0.1	1.55±0.1	1.55+ 0.25	4.0 ± 0.1	2.0 ± 0.1	6.4 ± 0.1	5.2± 0.1	2.1± 0.1	0.3±0.013

(mm)

Cover Tape Dimensions

Application	Carrier Width	Cover Tape Width	Devices Per Reel
SOP- 8	12	9.3	2500

Customer Service

Anpec Electronics Corp.

Head Office:

5F, No. 2 Li-Hsin Road, SBIP,

Hsin-Chu, Taiwan, R.O.C.

Tel: 886-3-5642000 Fax: 886-3-5642050

Taipei Branch:

7F, No. 137, Lane 235, Pac Chiao Rd.,

Hsin Tien City, Taipei Hsien, Taiwan, R. O. C.

Tel: 886-2-89191368 Fax: 886-2-89191369