


# N-channel Enhanced mode TO-251 MOSFET

## **Features**

- High ruggedness
- Low  $R_{DS(ON)}$  (Typ 11.7m $\Omega$ )@ $V_{GS}$ =10V Low  $R_{DS(ON)}$  (Typ 12.4m $\Omega$ )@ $V_{GS}$ =4.5V
- Low Gate Charge (Typ 117nC)
- Improved dv/dt Capability
- 100% Avalanche Tested
- Application: Synchronous Rectification, Li Battery Protect Board, Inverter




1. Gate 2. Drain 3. Source

 $BV_{DSS}:95V$  $I_{D}:70A$ 

 $R_{DS(ON)}$ : 11.7m $\Omega$  @ $V_{GS}$ =10V

12.4m $\Omega$  @V<sub>GS</sub>=4.5V







# **General Description**

This power MOSFET is produced with advanced technology of SAMWIN.

This technology enable the power MOSFET to have better characteristics, including Fast switching time, low on resistance, low gate charge and especially excellent Avalanche characteristics.

## **Order Codes**

Item	Sales Type	Marking	Package	Packaging
1	SW I 70N10V	SW70N10V	TO-251	TUBE

#### Absolute maximum ratings

Symbol	Parameter		Value	Unit
V <sub>DSS</sub>	Drain to source voltage		95	V
,	Continuous drain current (@T <sub>C</sub> =25°C)		70*	Α
l <sub>D</sub>	Continuous drain current (@T <sub>C</sub> =100°C)		44*	А
I <sub>DM</sub>	Drain current pulsed (note 1)		280	Α
V <sub>GS</sub>	Gate to source voltage		±20	V
E <sub>AS</sub>	Single pulsed avalanche energy	(note 2)	351	mJ
E <sub>AR</sub>	Repetitive avalanche energy	(note 1)	24	mJ
dv/dt	Peak diode recovery dv/dt	(note 3)	5	V/ns
	Total power dissipation (@T <sub>C</sub> =25°C)		69.4	W
P <sub>D</sub>	Derating factor above 25°C		0.55	W/ºC
T <sub>STG</sub> , T <sub>J</sub>	Operating junction temperature & storage temperature		-55 ~ + 150	°C
T <sub>L</sub>	Maximum lead temperature for soldering purpose, 1/8 from case for 5 seconds.		300	°C

<sup>\*.</sup> Drain current is limited by junction temperature.

## Thermal characteristics

Symbol	Parameter	Value	Unit
R <sub>thjc</sub>	Thermal resistance, Junction to case	1.8	°C/W
R <sub>thja</sub>	Thermal resistance, Junction to ambient	92	°C/W



# **Electrical characteristic** ( $T_C = 25^{\circ}C$ unless otherwise specified )

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Off charact	eristics					
BV <sub>DSS</sub>	Drain to source breakdown voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250uA	95			V
ΔBV <sub>DSS</sub> / ΔΤ <sub>J</sub>	Breakdown voltage temperature coefficient	I <sub>D</sub> =250uA, referenced to 25°C		0.1		V/°C
		V <sub>DS</sub> =95V, V <sub>GS</sub> =0V			1	uA
I <sub>DSS</sub>	Drain to source leakage current	V <sub>DS</sub> =76V, T <sub>C</sub> =125°C	50	50	uA	
	Gate to source leakage current, forward	V <sub>GS</sub> =20V, V <sub>DS</sub> =0V	R	2	100	nA
I <sub>GSS</sub>	Gate to source leakage current, reverse	V <sub>GS</sub> =-20V, V <sub>DS</sub> =0V			-100	nA
On charact	eristics					-
V <sub>GS(TH)</sub>	Gate threshold voltage	$V_{DS}=V_{GS}$ , $I_{D}=250uA$	1		3	V
	Design to account on atota magistance	V <sub>GS</sub> =10V, I <sub>D</sub> =30A		11.7	13	mΩ
$R_{DS(ON)}$	Drain to source on state resistance	V <sub>GS</sub> =4.5V, I <sub>D</sub> =30A		12.4	14	mΩ
G <sub>fs</sub>	Forward transconductance	V <sub>DS</sub> =10V, I <sub>D</sub> =35A		119		S
Dynamic cl	naracteristics				-	
C <sub>iss</sub>	Input capacitance			8110		pF
C <sub>oss</sub>	Output capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =25V, f=1MHz		315		
C <sub>rss</sub>	Reverse transfer capacitance	11	No.	314		
t <sub>d(on)</sub>	Turn on delay time	$V_{DS}$ =50V, $I_{D}$ =70A, $R_{G}$ =25 $\Omega$ ,		21		ns
t <sub>r</sub>	Rising time			87		
t <sub>d(off)</sub>	Turn off delay time	V <sub>GS</sub> =10V (note 4,5)		403		
t <sub>f</sub>	Fall time			156		
$Q_g$	Total gate charge			117		nC
$Q_{gs}$	Gate-source charge	$V_{DS}$ =80V, $V_{GS}$ =10V, $I_{D}$ =70A (note 4,5)		9.5		
$Q_{gd}$	Gate-drain charge	1,11010 7,0/		43		
$R_g$	Gate resistance	V <sub>DS</sub> =0V, Scan F mode		1.14		Ω

## Source to drain diode ratings characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>S</sub>	Continuous source current	Integral reverse p-n Junction			70	Α
I <sub>SM</sub>	Pulsed source current	diode in the MOSFET			280	Α
$V_{SD}$	Diode forward voltage drop.	I <sub>S</sub> =70A, V <sub>GS</sub> =0V			1.4	V
t <sub>rr</sub>		I <sub>S</sub> =70A, V <sub>GS</sub> =0V,		36		ns
$Q_{rr}$	Reverse recovery charge	dI <sub>F</sub> /dt=100A/us		56		nC

#### X. Notes

- Repeatitive rating : pulse width limited by junction temperature. 1.
- L =1.76mH,  $I_{AS}$  =20A,  $V_{DD}$  = 50V,  $R_{G}$ =25 $\Omega$ , Starting  $T_{J}$  = 25 $^{\circ}$ C  $I_{SD}$  ≤70A, di/dt = 100A/us,  $V_{DD}$  ≤ B $V_{DSS}$ , Staring  $T_{J}$  =25 $^{\circ}$ C Pulse Test : Pulse Width ≤ 300us, duty cycle ≤ 2% 2.
- 3.
- 4.
- Essentially independent of operating temperature.

Fig. 1. On-state characteristics




Fig. 3. Gate charge characteristics




Fig 5. Breakdown Voltage Variation vs. Junction Temperature




Fig. 2. On-resistance variation vs.
drain current and gate voltage




Fig. 4. On state current vs. diode forward voltage




Fig. 6. On resistance variation vs. junction temperature




Fig. 7. Maximum safe operating area




Fig. 8. Capacitance Characteristics




Fig. 9. Transient thermal response curve




Fig. 10. Gate charge test circuit & waveform




Fig. 11. Switching time test circuit & waveform




Fig. 12. Unclamped Inductive switching test circuit & waveform





Fig. 13. Peak diode recovery dv/dt test circuit & waveform







#### **DISCLAIMER**

- \* All the data & curve in this document was tested in XI'AN SEMIPOWER TESTING & APPLICATION CENTER.
- \* This product has passed the PCT,TC,HTRB,HTGB,HAST,PC and Solderdunk reliability testing.
- \* Qualification standards can also be found on the Web site (http://www.semipower.com.cn)



\* Suggestions for improvement are appreciated, Please send your suggestions to samwin@samwinsemi.com