

Data Sheet

September 1999

File Number

4392.8

47A, 30V, 0.021 Ohm, N-Channel, Logic Level UltraFET Power MOSFETs



These N-Channel power MOSFETs are manufactured using the innovative UltraFET™ process.

This advanced process technology

achieves the lowest possible on-resistance per silicon area, resulting in outstanding performance. This device is capable of withstanding high energy in the avalanche mode and the diode exhibits very low reverse recovery time and stored charge. It was designed for use in applications where power efficiency is important, such as switching regulators, switching converters, motor drivers, relay drivers, low-voltage bus switches, and power management in portable and battery-operated products.

Formerly developmental type TA76121.

Ordering Information


PART NUMBER	PACKAGE	BRAND
HUF76121P3	TO-220AB	76121P
HUF76121S3S	TO-263AB	76121S

NOTE: When ordering, use the entire part number. Add the suffix T to obtain the TO-263AB variant in tape and reel, e.g., HUF76121S3ST.

Features


- · Logic Level Gate Drive
- 47A, 30V
- Ultra Low On-Resistance, $r_{DS(ON)} = 0.021\Omega$
- Temperature Compensating PSPICE[®] Model
- Temperature Compensating SABER[©] Model
- Thermal Impedance SPICE Model
- · Thermal Impedance SABER Model
- Peak Current vs Pulse Width Curve
- · UIS Rating Curve
- · Related Literature
 - TB334, "Guidelines for Soldering Surface Mount Components to PC Boards"

Symbol




Packaging

JEDEC TO-220AB



JEDEC TO-263AB



HUF76121P3, HUF76121S3S

Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

		UNITS
Drain to Source Voltage (Note 1)V _{DSS}	30	V
Drain to Gate Voltage ($R_{GS} = 20k\Omega$) (Note 1)V _{DGR}	30	V
Gate to Source Voltage	±16	V
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	47 25 24 Figure 4	A A A
Pulsed Avalanche Rating	Figures 6, 17,18	
Power Dissipation	75 0.6	W/oC
Operating and Storage Temperature	-40 to 150	oC
Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10s	300 260	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE

1. $T_J = 25^{\circ}C$ to $150^{\circ}C$.

Electrical Specifications $T_A = 25^{\circ}C$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
OFF STATE SPECIFICATIONS	•		•			
Drain to Source Breakdown Voltage	BV _{DSS}	$I_D = 250\mu A$, $V_{GS} = 0V$ (Figure 12)	30	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 25V, V_{GS} = 0V$	-	-	1	μА
		V _{DS} = 25V, V _{GS} = 0V, T _C = 150°C	-	-	250	μА
Gate to Source Leakage Current	I _{GSS}	V _{GS} = ±16V	-	-	±100	nA
ON STATE SPECIFICATIONS	-					
Gate to Source Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$, $I_D = 250\mu$ A (Figure 11)	1	-	3	V
Drain to Source On Resistance	r _{DS(ON)}	I _D = 47A, V _{GS} = 10V (Figures 9, 10)	-	0.015	0.021	Ω
		I _D = 25A, V _{GS} = 5V (Figure 9)	-	0.019	0.028	Ω
		I _D = 24A, V _{GS} = 4.5V (Figure 9)	-	0.021	0.031	Ω
THERMAL SPECIFICATIONS	-					
Thermal Resistance Junction to Case	$R_{ heta JC}$	(Figure 3)	-	-	1.66	oC/W
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	TO-220 and TO-263	-	-	62	°C/W
SWITCHING SPECIFICATIONS (V _{GS} = 4.5	V)					
Turn-On Time	t _{ON}	$V_{DD} = 15V$, $I_{D} \cong 24A$, $R_{L} = 0.63\Omega$,	-	-	265	ns
Turn-On Delay Time	t _{d(ON)}	$V_{GS} = 4.5V, R_{GS} = 10.0\Omega$ (Figures 15, 21, 22)	-	15	-	ns
Rise Time	t _r		-	160	-	ns
Turn-Off Delay Time	t _{d(OFF)}		-	14	-	ns
Fall Time	t _f		-	31	-	ns
Turn-Off Time	tOFF		-	-	70	ns

HUF76121P3, HUF76121S3S

$\textbf{Electrical Specifications} \quad \text{T}_{A} = 25^{o}\text{C, Unless Otherwise Specified \textbf{(Continued)}}$

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
SWITCHING SPECIFICATIONS (V _{GS} = 10V)						
Turn-On Time	ton	$V_{DD} = 15V, I_D \cong 47A, R_L = 0.32\Omega,$		-	-	80	ns
Turn-On Delay Time	t _{d(ON)}	V _{GS} = 10V, R _{GS} (Figures 16, 21, 2		-	6	-	ns
Rise Time	t _r			-	47	-	ns
Turn-Off Delay Time	t _{d(OFF)}			-	47	-	ns
Fall Time	t _f			-	42	-	ns
Turn-Off Time	t _{OFF}			-	-	135	ns
GATE CHARGE SPECIFICATIONS							
Total Gate Charge	Q _{g(TOT)}	V _{GS} = 0V to 10V	$V_{DD} = 15V$, $I_{D} \approx 25A$, $R_{L} = 0.6\Omega$ $I_{g(REF)} = 1.0mA$ (Figures 14, 19, 20)	-	24	30	nC
Gate Charge at 5V	Q _{g(5)}	V _{GS} = 0V to 5V		-	13	16	nC
Threshold Gate Charge	Q _{g(TH)}	V _{GS} = 0V to 1V		-	1.0	1.2	nC
Gate to Source Gate Charge	Q _{gs}			-	2.50	-	nC
Gate to Drain "Miller" Charge	Q _{gd}	1		-	7.80	-	nC
CAPACITANCE SPECIFICATIONS		•					
Input Capacitance	C _{ISS}	V _{DS} = 25V, V _{GS} = 0V, f = 1MHz (Figure 13)		-	850	-	pF
Output Capacitance	C _{OSS}			-	465	-	pF
Reverse Transfer Capacitance	C _{RSS}			-	100	-	pF

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage	V _{SD}	I _{SD} = 25A	-	-	1.25	V
Reverse Recovery Time	t _{rr}	$I_{SD} = 25A$, $dI_{SD}/dt = 100A/\mu s$	-	-	65	ns
Reverse Recovered Charge	Q _{RR}	$I_{SD} = 25A$, $dI_{SD}/dt = 100A/\mu s$	-	-	100	nC

Typical Performance Curves




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE

Typical Performance Curves (Continued)




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE




FIGURE 4. PEAK CURRENT CAPABILITY





FIGURE 5. FORWARD BIAS SAFE OPERATING AREA



NOTE: Refer to Intersil Application Notes AN9321 and AN9322. FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY

Typical Performance Curves (Continued)




FIGURE 7. TRANSFER CHARACTERISTICS




FIGURE 9. SOURCE TO DRAIN ON RESISTANCE vs GATE
VOLTAGE AND DRAIN CURRENT




FIGURE 11. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 8. SATURATION CHARACTERISTICS




FIGURE 10. NORMALIZED DRAIN TO SOURCE ON RESISTANCE VS JUNCTION TEMPERATURE




FIGURE 12. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE

Typical Performance Curves (Continued)




FIGURE 13. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE





FIGURE 15. SWITCHING TIME vs GATE RESISTANCE



NOTE: Refer to Intersil Application Notes AN7254 and AN7260.

FIGURE 14. GATE CHARGE WAVEFORMS FOR CONSTANT GATE CURRENT




FIGURE 16. SWITCHING TIME vs GATE RESISTANCE

Test Circuits and Waveforms




FIGURE 17. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 18. UNCLAMPED ENERGY WAVEFORMS

Test Circuits and Waveforms (Continued)




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 20. GATE CHARGE WAVEFORMS




FIGURE 21. SWITCHING TIME TEST CIRCUIT




FIGURE 22. SWITCHING TIME WAVEFORM

PSPICE Electrical Model

.SUBCKT HUF76121 2 1 3 : rev March 1998 CA 12 8 1.2e-9 CB 15 14 1.23e-9 LDRAIN CIN 6 8 7.6e-10 **DPLCAP** DRAIN 5 **-o** 2 10 RLDRAIN **DBODY 7 5 DBODYMOD** ≽RSLC1 DBREAK 5 11 DBREAKMOD DBREAK V 51 **DPLCAP 10 5 DPLCAPMOD** RSLC2 **ESLC** 11 EBREAK 11 7 17 18 33.4 50 EDS 14 8 5 8 1 EGS 13 8 6 8 1 T DBODY **≥**RDRAIN 8 **EBREAK ESG** ESG 6 10 6 8 1 **EVTHRES** EVTHRES 6 21 19 8 1 16 21 EVTEMP 20 6 18 22 1 <u>19</u> 8 **MWEAK EVTEMP LGATE RGATE GATE** 18 22 i∢⊸MMED 1 0 IT 8 17 1 20 MSTRC **RLGATE** LDRAIN 2 5 1e-9 **LSOURCE** LGATE 1 9 3.57e-9 CIN SOURCE 8 LSOURCE 3 7 4.25e-9 **RSOURCE** MMED 16 6 8 8 MMEDMOD RLSOURCE MSTRO 16 6 8 8 MSTROMOD S1A MWEAK 16 21 8 8 MWEAKMOD **RBREAK** 13 8 15 14 17 18 13 RBREAK 17 18 RBREAKMOD 1 RDRAIN 50 16 RDRAINMOD 2.5e-3 S1B **RVTEMP** S₂B **RGATE 9 20 4** 13 CB 19 RLDRAIN 2 5 10 CA IT 14 **RLGATE 1 9 35.7 VBAT RLSOURCE 3 7 42.5** <u>6</u> 8 <u>5</u> **EGS EDS** RSLC1 5 51 RSLCMOD 1e-6 RSLC2 5 50 1e3 R RSOURCE 8 7 RSOURCEMOD 10e-3 **RVTHRES** RVTHRES 22 8 RVTHRESMOD 1 RVTEMP 18 19 RVTEMPMOD 1 S1A 6 12 13 8 S1AMOD S1B 13 12 13 8 S1BMOD S2A 6 15 14 13 S2AMOD S2B 13 15 14 13 S2BMOD VBAT 22 19 DC 1 ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*181),4))} .MODEL DBODYMOD D (IS = 4e-13 RS = 6.3e-3 TRS1 = 1e-3 TRS2 = 3e-6 CJO = 1.33e-9 TT = 2.8e-8 M = 0.4 XTI = 4.3 N = 0.95 IKF = 5) .MODEL DBREAKMOD D (RS = 1.05e-1 TRS1 = 0 TRS2 = 2.5e-5) .MODEL DPLCAPMOD D (CJO = 7.8e-10 IS = 1e-30 N = 10 M = 0.63) MODEL MMEDMOD NMOS (VTO = 1.8 KP = 3.5 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 4) .MODEL MSTROMOD NMOS (VTO = 2.08 KP = 65 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u) MODEL MWEAKMOD NMOS (VTO = 1.54 KP = 0.1 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 40 RS = 0.1) .MODEL RBREAKMOD RES (TC1 = 9.7e-4 TC2 = 7e-7) .MODEL RDRAINMOD RES (TC1 = 1.6e-2 TC2 = 4e-5) .MODEL RSLCMOD RES (TC1 = 5e-3 TC2 = 8e-6) .MODEL RSOURCEMOD RES (TC1 = 0 TC2 = 0) .MODEL RVTHRESMOD RES (TC = -1.7e-3 TC2 = -4e-6) .MODEL RVTEMPMOD RES (TC1 = -1.2e-3 TC2 = 1e-6) .MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -5 VOFF= -3) .MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -3 VOFF= -5) .MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -0.5 VOFF= 2) .MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 2 VOFF= -0.5) .ENDS

NOTE: For further discussion of the PSPICE model, consult **A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options**; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.

SABER Electrical Model

REV March 1998 template huf76121 n2, n1, n3 electrical n2, n1, n3 var i iscl d..model dbodymod = (is = 4e-13, xti = 4.3, cjo = 1.33e-9, tt = 2.8e-8, n = 0.95, m = 0.4) d..model dbreakmod = () d..model dplcapmod = (cjo = 7.8e-10, is = 1e-30, n = 10, m = 0.63) m..model mmedmod = (type= $_n$, vto = 1.8, kp = 3.5, is = 1e-30, tox = 1) LDRAIN m..model mstrongmod = $(type=_n, vto = 2.08, kp = 65, is = 1e-30, tox = 1)$ m..model mweakmod = (type= $_n$, vto = 1.54, kp = 0.1, is = 1e-30, tox = 1) **DPLCAP** DRAIN 5 sw_vcsp..model s1amod = (ron = 1e-5, roff = 0.1, von = -5, voff = -3) 10 $sw_vcsp..model s1bmod = (ron = 1e-5, roff = 0.1, von = -3, voff = -5)$ **RLDRAIN** sw_vcsp..model s2amod = (ron = 1e-5, roff = 0.1, von = -0.5, voff = 2) RSLC1 RDBREAK $sw_vcsp..model s2bmod = (ron = 1e-5, roff = 0.1, von = 2, voff = -0.5)$ RSLC2 72 c.ca n12 n8 = 1.2e-9**RDBODY** ISCL c.cb n15 n14 = 1.23e-9 c.cin n6 n8 = 7.6e-10DBREAK 50 d.dbody n7 n71 = model=dbodymod RDRAIN <u>6</u> 8 **ESG** 11 d.dbreak n72 n11 = model=dbreakmod **EVTHRES** d.dplcap n10 n5 = model=dplcapmod 16 21 1<u>9</u> 8 **MWEAK LGATE EVTEMP** DBODY i.it n8 n17 = 1**RGATE** GATE 18 22 **EBREAK** 1MMED I.ldrain n2 n5 = 1e-9 20 1MSTRC I.lgate n1 n9 = 3.57e-9RLGATE I.Isource n3 n7 = 4.25e-9**LSOURCE** CIN SOURCE 8 m.mmed n16 n6 n8 n8 = model=mmedmod, I = 1u, w = 1u m.mstrong n16 n6 n8 n8 = model=mstrongmod, I = 1u, w = 1u **RSOURCE** m.mweak n16 n21 n8 n8 = model=mweakmod, I = 1u, w = 1u **RLSOURCE** S1A O SZA **RBREAK** res.rbreak n17 n18 = 1, tc1 = 9.7e-4, tc2 = 7e-7 15 13 8 14 13 res.rdbody n71 n5 = 6.3e-3, tc1 = 1e-3, tc2 = 3e-6 res.rdbreak n72 n5 = 1.05e-1, tc1 = 0, tc2 = 2.5e-5 S1B o SZB **RVTEMP** res.rdrain n50 n16 = 2.5e-3, tc1 = 1.6e-2, tc2 = 4e-5 res.rgate n9 n20 = 413 CB 19 CA res.rldrain n2 n5 = 10 IT 14 res.rlgate n1 n9 = 35.7 **VBAT** res.rlsource n3 n7 = 42.5<u>6</u> 8 **EGS EDS** res.rslc1 n5 n51 = 1e-6, tc1 = 5e-3, tc2 = 8e-6 res.rslc2 n5 n50 = 1e38 res.rsource n8 n7 = 10e-3, tc1 = 0, tc2 = 0 **RVTHRES** res.rvtemp n18 n19 = 1, tc1 = -1.2e-3, tc2 = 1e-6res.rvthres n22 n8 = 1, tc1 = -1.7e-3, tc2 = -4e-6spe.ebreak n11 n7 n17 n18 = 33.4 spe.eds n14 n8 n5 n8 = 1 spe.egs n13 n8 n6 n8 = 1 spe.esg n6 n10 n6 n8 = 1 spe.evtemp n20 n6 n18 n22 = 1 spe.evthres n6 n21 n19 n8 = 1 sw vcsp.s1a n6 n12 n13 n8 = model=s1amod sw vcsp.s1b n13 n12 n13 n8 = model=s1bmod sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod v.vbat n22 n19 = dc = 1equations { i (n51->n50) + = iscliscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/181))** 4))

SPICE Thermal Model

REV March 1998

HUF76121


CTHERM1 th 6 1.1e-3
CTHERM2 6 5 2.9e-3
CTHERM3 5 4 3.2e-3
CTHERM4 4 3 1.5e-2
CTHERM5 3 2 3.9e-1
CTHERM6 2 tl 2.2

RTHERM1 th 6 1.0e-4
RTHERM2 6 5 2.0e-3
RTHERM3 5 4 3.4e-1
RTHERM4 4 3 4.6e-1
RTHERM5 3 2 1.8e-1
RTHERM6 2 tl 7.0e-2

SABER Thermal Model

Saber thermal model HUF76121

```
template thermal_model th tl thermal_c th, tl { ctherm.ctherm1 th 6 = 1.1e-3 ctherm.ctherm2 6 5 = 2.9e-3 ctherm.ctherm3 5 4 = 3.2e-3 ctherm.ctherm4 4 3 = 1.5e-2 ctherm.ctherm5 3 2 = 3.9e-1 ctherm.ctherm6 2 tl = 2.2 rtherm.rtherm1 th 6 = 1.0e-4 rtherm.rtherm2 6 5 = 2.0e-3 rtherm.rtherm3 5 4 = 3.4e-1 rtherm.rtherm4 4 3 = 4.6e-1 rtherm.rtherm6 2 tl = 7.0e-2
```



All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com