


N-channel Enhanced mode TO-247 MOSFET

Features

- High ruggedness
- Low $R_{DS(ON)}$ (Typ $60m\Omega$)@ V_{GS} =10V
- Low Gate Charge (Typ 152nC)
- Improved dv/dt Capability
- 100% Avalanche Tested
- Application: Charge, LED, PC Power



1. Gate 2. Drain 3. Source

BV_{DSS} : 650V I_D : 47A $R_{DS(ON)}$:60mΩ





General Description

This power MOSFET is produced with advanced technology of SAMWIN. This technology enable the power MOSFET to have better characteristics, including fast switching time, low on resistance, low gate charge and especially excellent avalanche characteristics.

Order Codes

Item	Sales Type	Marking	Package	Packaging
1	SW A 47N65 K	SW47N65K	TO-247	TUBE

Absolute maximum ratings

Symbol	Parameter		Value	Unit
V _{DSS}	Drain to source voltage		650	V
	Continuous drain current (@T _C =25°C)		47*	А
l _D	Continuous drain current (@T _C =100°C)		29.6*	А
I _{DM}	Drain current pulsed	(note 1)	188	А
V _{GS}	Gate to source voltage		±30	V
E _{AS}	Single pulsed avalanche energy	(note 2)	1200	mJ
E _{AR}	Repetitive avalanche energy	(note 1)	150	mJ
dv/dt	Peak diode recovery dv/dt	(note 3)	5	V/ns
	Total power dissipation (@T _C =25°C)		328.9	W
P _D	Derating factor above 25°C		2.6	W/°C
T_{STG},T_{J}	Operating junction temperature & storage temperature		-55 ~ + 150	°C
TL	Maximum lead temperature for soldering purpose, 1/8 from case for 5 seconds.		300	°C

^{*.} Drain current is limited by junction temperature.

Thermal characteristics

Symbol	Parameter	Value	Unit
R _{thjc}	Thermal resistance, Junction to case	0.38	°C/W
R _{thja}	Thermal resistance, Junction to ambient	34.9	°C/W



Electrical characteristic ($T_C = 25$ °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Off charact	eristics					
BV _{DSS}	Drain to source breakdown voltage	V _{GS} =0V, I _D =250uA	650			V
ΔBV _{DSS} / ΔT _J	Breakdown voltage temperature coefficient	I _D =250uA, referenced to 25°C		0.62		V/°C
I _{DSS}	Drain to source leakage current	V _{DS} =650V, V _{GS} =0V			1	uA
		V _{DS} =520V, T _C =125°C			50	uA
	Gate to source leakage current, forward	V _{GS} =30V, V _{DS} =0V	(1	2)	100	nA
I _{GSS}	Gate to source leakage current, reverse	V _{GS} =-30V, V _{DS} =0V			-100	nA
On charact	eristics	0.4				
V _{GS(TH)}	Gate threshold voltage	$V_{DS}=V_{GS}$, $I_{D}=250uA$	2		5	V
R _{DS(ON)}	Drain to source on state resistance	V _{GS} =10V, I _D =23A		60	72	mΩ
G _{fs}	Forward transconductance	V _{DS} =30V, I _D =23A		33		S
Dynamic c	haracteristics		1			
C _{iss}	Input capacitance			5670		
C_{oss}	Output capacitance	V _{GS} =0V, V _{DS} =200V, f=1MHz	1	175		pF
C_{rss}	Reverse transfer capacitance			25		
t _{d(on)}	Turn on delay time			70		ns
t _r	Rising time	V_{DS} =325V, I_{D} =47A , V_{GS} =10V, R_{G} =25 Ω (note 4,5)		99		
$t_{d(off)}$	Turn off delay time			302		
t _f	Fall time			84		
Q_g	Total gate charge			152		nC
Q_{gs}	Gate-source charge	V_{DS} =520V, V_{GS} =10V, I_{D} =47A (note 4,5)		48		
Q_{gd}	Gate-drain charge	(66		

Source to drain diode ratings characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _S	Continuous source current	Integral reverse p-n Junction			47	Α
I _{SM}	Pulsed source current	diode in the MOSFET			188	Α
V _{SD}	Diode forward voltage drop.	I _S =47A, V _{GS} =0V			1.4	V
t _{rr}	Reverse recovery time	I _S =20A, V _{GS} =0V,		1584		ns
Q _{rr}	Reverse recovery charge	dl _F /dt=100A/us		31		uC

X. Notes

- Repeatitive rating : pulse width limited by junction temperature. 1.
- L = 37.2mH, I_{AS} =8 A, V_{DD} = V, R_{G} =25 Ω , Starting T_{J} = 25 $^{\circ}$ C I_{SD} ≤ 20A, di/dt = 100A/us, V_{DD} ≤ BV_{DSS}, Staring T_{J} =25 $^{\circ}$ C Pulse Test : Pulse Width ≤ 300us, duty cycle ≤ 2% 2.
- 3.
- 4.
- Essentially independent of operating temperature.

Fig. 1. On-state characteristics




Fig. 3. Gate charge characteristics




Fig 5. Breakdown Voltage Variation vs. Junction Temperature




Fig. 2. On-resistance variation vs. drain current and gate voltage




Fig. 4. On state current vs. diode forward voltage




Fig. 6. On resistance variation vs. junction temperature




Fig. 7. Maximum safe operating area




Fig. 8. Capacitance Characteristics




Fig. 9. Transient thermal response curve




Fig. 10. Gate charge test circuit & waveform




Fig. 11. Switching time test circuit & waveform




Fig. 12. Unclamped Inductive switching test circuit & waveform





Fig. 13. Peak diode recovery dv/dt test circuit & waveform





DISCLAIMER

- * All the data & curve in this document was tested in XI'AN SEMIPOWER TESTING & APPLICATION CENTER.
- * This product has passed the PCT,TC,HTRB,HTGB,HAST,PC and Solderdunk reliability testing.
- * Qualification standards can also be found on the Web site (http://www.semipower.com.cn)
- * Suggestions for improvement are appreciated, Please send your suggestions to samwin@samwinsemi.com