PRELIMINARY

Notice: This is not a final specification.

M65831AP/FP

DIGITAL ECHO (DIGITAL DELAY)

DESCRIPTION

The M65831A is an IC developed for producing echo effects added to voice signals picked up by microphone for karaoke applications.

The IC has the largest memory among the digital delay series. As it's design is aimed at high performance, it is best suited to provide radio cassette tape recorders and miniature unit audio system with quality echo function.

Being pin compatible with the M65830CP / FP and M65843AP / FP, the M65831AP / FP is

suitable for upgrading the series.

FEATURES


- •Built-in input / output filters, A-D and D-A conver ters, and memory realize a delay system with only a single chip
- •Capable of composing low-noise and low-distortion delay system at low cost by ADM system


(No=-92dB typ, THD=0.5% typ)


- •Control mode selections available from 2 kinds: easy mode using parallel data and microcomputer mode using serial data
- •Sleep mode can be selected to stop IC functions
- •Built-in automatic reset circuit

RECOMMENDED OPERATING CONDITIONS

Supply voltage range ----- VCC, VDD=4.5 to 5.5V Rated supply voltage ----- VCC, VDD=5.0V








DIGITAL ECHO (DIGITAL DELAY)


Pin Configuration

Vdd	1		24	Vcc
עט ע	I		24	V CC
XIN	2		23	LPF1 IN
XOUT	3		22	LPF1 OUT
D1/REQ	4		21	OP1 OUT
D2/SCK	5	M6	20	OP1 IN
D3/DATA	6	583	19	REF
D4/IDSW	7	31A	18	CC1
TEST	8	M65831AP/FP	17	CC2
$EASY/\overline{\mu\text{ -COM}}$	9	Ü	16	OP2 IN
SLEEP	10		15	OP2 OUT
D-GND	11		14	LPF2 IN
A-GND	12		13	LPF2 OUT
			_	




DIGITAL ECHO (DIGITAL DELAY)

BLOCK DIAGRAM




Unit Resistance:



DIGITAL ECHO (DIGITAL DELAY)

PIN DESCRIPTION

No.	Symbol	Name	I/O	Function
1	Vdd	Digital VDD		Supply voltage
2	XIN	Oscillator input	I	
3	Хоит	Oscillator output	0	Connects to 2MHz ceramic filter
4	D1/REQ	Delay1/Request	I	Easy mode:inputs D1 data μ -COM mode:inputs request data
(5)	D2/SCK	Delay2/Shift clock	I	Easy mode:inputs D2 data μ -COM mode:inputs shift clock
6	D3/DATA	Delay3/Serial data	ı	Easy mode:inputs D3 data μ -COM mode:inputs serial data
7	D4/IDSW	Delay4/ID switch	I	Easy mode:inputs D4 data μ -COM mode:controls ID code
8	TEST	Test	I	L=normal mode
9	EASY/ μ -COM	Easy/ µ -COM	I	H=easy mode L=µ -COM mode
10	SLEEP	Sleep	I	H=sleep mode L=normal mode
11)	D GND	Digital GND	_	Connects to analog GND at one point
12	A GND	Analog GND	_	Connects to analog GND
13	LPF2 OUT	Low pass filter2 output	0	Forms low pass filter with external C.R
14)	LPF2 IN	Low pass filter2 input	I	roms low pass litter with external C.K
15)	OP2 OUT	OP-AMP2 output	0	Forms integrator with external C.R
16	OP2 IN	OP-AMP2 input	I	Tomis integrator with external c.r.
17	CC2	Current control 2	_	
18	CC1	Current control 1	_	
19	REF	Reference	_	=1/2VCC
20	OP1 IN	OP-AMP1 input	I	Forms integrator with external C.R
21	OP1 OUT	OP-AMP1 output	0	2 3 3 3
22	LPF1 OUT	Low pass filter1 output	0	Forms low pass filter with external C.R
23 24	LPF1 IN	Low pass filter1 input	I	. S ion pass inter with external ont
(24)	Vcc	Analog Vcc	_	Supply voltage




DIGITAL ECHO (DIGITAL DELAY)

ABSOLUTE MAXIMUM RATINGS


(Vcc=5V,f=1kHz,Vi=100mVrms,Ta=25°C,unless otherwise noted)

Symbol	Parame	ter	Conditions	Ratings	Units
Vcc	Supply voltage			6.5	V
Icc	Circuit cuurent			100	mA
Pd	Power dissipation	M65831AP M65831AFP		1 650	W mW
Topr	Operating temp	erature		-20~+75	°C
Tstg	Storage temper	rature		-40~+125	°C



RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Conditions		Units		
Symbol	Tarameter	Conditions	Min	Тур	Max	Units
Vcc	Supply voltage		4.5	5	5.5	V
Vdd	Supply voltage		4.5	5	5.5	V
Vcc-Vdd	Difference voltage		-0.3	0	0.3	V
fck	Clock frequency		1	2	3	MHz
ViH	High input voltage		0.7VDD		Vdd	V
VIL	Low input voltage		0		0.3VDD	V




DIGITAL ECHO (DIGITAL DELAY)

ELECTRICAL CHARACTERISTICS

(Vcc=5V,f=1kHz,Vi=100mVrms,Ta=25°C,unless otherwise noted)

Symbol	Parameter	Test co	nditions		Limits		Linita				
Cymbol	T dramotor	163166		Min	Тур	Max	Units				
Icc	Circuit current	No signal	No signal		18.0	40.0	mA				
Gv	Voltage gain	RL=47k	RL=47k		RL=47k		RL=47k		-0.5	2.5	dB
Vomax	Maximum output voltage	THD=10%		0.7	1		Vrms				
THD	Output distortion	30kHz LPF	fs=500kHz		0.3	1.0	- %				
וווט			fs=250kHz		0.5	1.5					
No	Output noise voltage	DIN-AUDIO ((fs=250kHz)		-92	-75	dBV				
SVRR	Supply voltage rejection ratio	Vcc=-20dBV,f=100Hz			-40	-25	dB				
TMUTE	Mute time	Upon changing Delay Time		508	528	548	ms				
TIVIOTE	INICE UITIC	Upon cance Mode	ling Sleep	508	528	548	1113				
Iccs	Circuit current (Sleep mode)	Sleep Mod	de		14.0	30.0	mA				




DIGITAL ECHO (DIGITAL DELAY)

OPERATION

1) DELAY TIME

D4	D3	D2	D1	fs	Td
		L	L		12.3
	L	L	Н		24.6
	_	Н	L		36.9
L		11	Н	500	49.2
_		L	L	500	61.4
	Н	L	Н		73.7
		Н	L		86.0
			Ι		98.3
	L	L	L		110.6
			Ι		122.9
		Н	L		135.2
		П	Η		147.5
Н		L	L	250	159.7
	Н	L	Ι		172.0
	П		L		184.3
		Н	Н		196.6


fs=sampling frequency(kHz) Td=delay time(msec)




DIGITAL ECHO (DIGITAL DELAY)

2) EASY MODE(EASY / μ -COM=H)

D1,D2,D3,D4 and sleep are for easy mode




3) μ -COM MODE(EASY / μ -COM=L)




TIMING DIAGRAM

This Timing chart shows that delay time is set by serial data from μ -COM. DATA signal is latched at the falling edge of SCK signal, the last ten data are set at the rising edge of REQ signal when ID codes are satisfied. *



DIGITAL ECHO (DIGITAL DELAY)

REQ,SCK,DATA INPUT TIMING



Symbol	Parameter	min	typ	max	Units
t1	SCK pulse width	250			nsec
ds	SCK pulse duty		50		%
t2	DATA setup time	100	t1/2		nsec
t3	DATA hold time	100	t1/2		nsec
t4	REQ hold time	100			nsec
t5	REQ pulse width	250			nsec

PRELIMINARY

Notice: This is not a final specification.

M65831AP/FP

DIGITAL ECHO (DIGITAL DELAY)

4) MUTING

(1)Easy mode


Automatic mute upon changing delay time, cancelling SLEEP mode and power-on.

(2)µ -COM mode


MUTE=H:mute

MUTE=L:automatic mute







(a) UPON CHANGING DELAY TIME



(b) UPON CANCELLING SLEEP MODE



(c) UPON POWER-ON



DIGITAL ECHO (DIGITAL DELAY)

5) SLEEP MODE

SLEEP data is

H:clock and RAM stop to reduce circuit current (SLEEP mode)
L:normal operation

6) SYSTEM RESET


Automatically reset power-on. The reset time is about 120msec.


Delay time is set at 147.5msec.

PRELIMINARY
Notice: This is not a final specification.
Notice of the subject to change.
Some parametric limits are subject to change.

M65831AP/FP

DIGITAL ECHO (DIGITAL DELAY)





DIGITAL ECHO (DIGITAL DELAY)

TEST METHODS

Switch condition

* 1 or 2

No	Parameter	Sampling frequency	Symbol	S 4	S 5	S 6	S 7	S 10	S 24	S 30	notes
1	Current circuit		Icc	1	1	1	1	1	2	2	No signal
2	Voltage gain	500kHz	Gv1	*	*	*	1	1	1	1	
_	Voltage gain	250kHz	Gv2	*	*	*	2	1	1	1	
			Tda	1	1	1	1	1	1	1	
			Tdb	2	1	1	1	↓	→	\rightarrow	
			Tdc	1	2	1	1	↓	↓	\rightarrow	
		500kHz	Tdd	2	2	1	1	↓	1		
			Tde	1	1	2	1	↓	1	ļ	
			Tdf	2	1	2	1	+	1		
			Tdg	1	2	2	1	+	↓	→	
3	Delay time		Tdh	2	2	2	1	↓	↓		cf. 11-1)
	Delay unie	250kHz	Tdi	1	1	1	2	↓	1	↓	,
			Tdj	2	1	1	2	↓	↓	\rightarrow	
			Tdk	1	2	1	2	+	+	+	
			Tdl	2	2	1	2	+	+		
			Tdm	1	1	2	2	↓	→	\rightarrow	
			Tdn	2	1	2	2	1	1	→	
			Tdo	1	2	2	2	↓	↓	↓	
			Tdp	2	2	2	2	1	1	1	
4	Output voltage	500kHz	Vomax 1	*	*	*	1	1	1	1	30kHz L.P.F.
	(max)	250kHz	Vomax 2	*	*	*	2	1	1	1	THD=10%
5	Total harmonic	500kHz	THD 1	*	*	*	1	1	1	1	30kHz L.P.F.
	distortion	250kHz	THD 2	*	*	*	2	1	1	1	
6	Output noise voltage	250kHz	No	*	*	*	2	1	1	1	DIN AUDIO Vi=0mVrms
7	Supply voltage rejection ratio		SVRR	*	*	*	*	1	1	2	Vcc=-20dBv, f=100Hz
8	Mute time		MUTE T	²	*	*	*	1	1	1	Upon changing Delay Time
			MUTE S	*	*	*	*	² ↓ ₁	1	1	Upon cancelling Sleep Mode



DIGITAL ECHO (DIGITAL DELAY)

APPLICATION EXAMPLE

1.EASY MODE

