

# **AOD403**

## P-Channel Enhancement Mode Field Effect Transistor



## **General Description**


The AOD403 uses advanced trench technology to provide excellent  $R_{\rm DS(ON)}$ , low gate charge and low gate resistance. With the excellent thermal resistance of the DPAK package, this device is well suited for high current load applications. Standard Product AOD403 is Pb-free (meets ROHS & Sony 259 specifications). AOD403L is a Green Product ordering option. AOD403 and AOD403L are electrically identical.

#### **Features**

$$\begin{split} &V_{\rm DS} \; (V) = \text{-}30V \\ &I_{\rm D} = \text{-}85\text{A} \; (V_{\rm GS} = \text{-}20V) \\ &R_{\rm DS(ON)} < 6\text{m}\Omega \; (V_{\rm GS} = \text{-}20V) \\ &R_{\rm DS(ON)} < 7.6\text{m}\Omega \; (V_{\rm GS} = \text{-}10V) \end{split}$$



Top View Drain Connected to Tab



Absolute Maximum Ratings T <sub>A</sub> =25°C unless otherwise noted							
Parameter		Symbol	Maximum	Units			
Drain-Source Voltage		$V_{DS}$	-30	V			
Gate-Source Voltage		$V_{GS}$	±25	V			
Continuous Drain	T <sub>A</sub> =25°C <sup>G</sup>		-85				
Current B,G	T <sub>A</sub> =100°C <sup>B</sup>	I <sub>D</sub>	-65	A			
Pulsed Drain Current		I <sub>DM</sub>	-200	1			
Avalanche Current <sup>C</sup>		I <sub>AR</sub>	-30	А			
Repetitive avalanche energy L=0.1mH <sup>C</sup>		E <sub>AR</sub>	120	mJ			
	T <sub>C</sub> =25°C	В	100	W			
Power Dissipation <sup>B</sup>	T <sub>C</sub> =100°C	$-P_D$	50				
	T <sub>A</sub> =25°C	В	2.5	10/			
Power Dissipation A	T <sub>A</sub> =70°C	P <sub>DSM</sub>	1.6	W			
Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>STG</sub>	-55 to 175	°C			

Thermal Characteristics								
Parameter	Symbol	Тур	Max	Units				
Maximum Junction-to-Ambient A	t ≤ 10s	$R_{\theta JA}$	13	20	°C/W			
Maximum Junction-to-Ambient A	Steady-State	Γ <sub>θ</sub> JA	39	50	°C/W			
Maximum Junction-to-Case <sup>C</sup>	Steady-State	$R_{\theta JL}$	0.56	1.5	°C/W			

### Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
STATIC F	PARAMETERS						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	I <sub>D</sub> =-250μA, V <sub>GS</sub> =0V		-30			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS}$ =-24V, $V_{GS}$ =0V			-0.01	-1	μА
			T <sub>J</sub> =55°C			-5	
$I_{GSS}$	Gate-Body leakage current	$V_{DS}$ =0V, $V_{GS}$ =±25V				±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS} I_{D}=-250 \mu A$		-1.5	-2.6	-3.5	V
$I_{D(ON)}$	On state drain current	V <sub>GS</sub> =-10V, V <sub>DS</sub> =-5V		-60			Α
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> =-20V, I <sub>D</sub> =-20A			5.1	6	mΩ
			T <sub>J</sub> =125°C		7.1	8.5	
		V <sub>GS</sub> =-10V, I <sub>D</sub> =-20A			6.3	7.6	mΩ
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> =-5V, I <sub>D</sub> =-20A			44		S
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =-1A,V <sub>GS</sub> =0V			-0.72	-1	V
Is	Maximum Body-Diode Continuous Current					-104	Α
DYNAMIC	CPARAMETERS						
$C_{\text{iss}}$	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =-15V, f=1MHz			4360	5300	pF
Coss	Output Capacitance				1050		pF
C <sub>rss</sub>	Reverse Transfer Capacitance				762		pF
$R_g$	Gate resistance	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, f=1MHz			2.5	3	Ω
SWITCHI	NG PARAMETERS						
$Q_g$	Total Gate Charge	V <sub>GS</sub> =-10V, V <sub>DS</sub> =-15V, I <sub>D</sub> =-20A			93.2	120	nC
$Q_{gs}$	Gate Source Charge				18		nC
$Q_{gd}$	Gate Drain Charge				29.2		nC
$t_{D(on)}$	Turn-On DelayTime				18	25	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =-10V, $V_{DS}$ =-15V, $R_L$ =0.75 $\Omega$ , $R_{GEN}$ =3 $\Omega$			30	45	ns
$t_{D(off)}$	Turn-Off DelayTime				51	75	ns
t <sub>f</sub>	Turn-Off Fall Time				35	50	ns
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =-20A, dI/dt=100A/μs			39.5	48	ns
$Q_{rr}$	Body Diode Reverse Recovery Charge	I <sub>F</sub> =-20A, dI/dt=100A/μs			30.8	37	nC

A: The value of  $R_{\theta,JA}$  is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A$  =25°C. The Power dissipation  $P_{DSM}$  is based on steady-state  $R_{\theta,JA}$  and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175°C may be used if the PCB or heatsink allows it.

Rev 4: Aug 2005

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

B. The power dissipation  $P_D$  is based on  $T_{J(MAX)}$ =175°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

C: Repetitive rating, pulse width limited by junction temperature  $T_{J(MAX)}$ =175°C.

D. The R  $_{\theta,IA}$  is the sum of the thermal impedence from junction to case  $R_{\theta,IC}$  and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300  $\mu s$  pulses, duty cycle 0.5% max.

F. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A$ =25°C. The SOA curve provides a single pulse rating.

G. The maximum current rating is limited by the package current capability.

### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage





Figure 6: Body-Diode Characteristics


#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



7000 6000 5000 Capacitance (pF)  $\mathsf{C}_{\mathsf{iss}}$ 4000 3000 2000  $C_{oss}$ 1000 0 0 5 10 15 20 25 30 -V<sub>DS</sub> (Volts)

Figure 7: Gate-Charge Characteristics

Figure 8: Capacitance Characteristics






Figure 9: Maximum Forward Biased Safe Operating Area (Note F)

Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)