



THREE- AND FOUR-CELL LITHIUM-ION OR LITHIUM-POLYMER BATTERY PROTECTION IC

FEATURES

- 3- or 4-Cell Series Protection Control
- Autonomous Overcurrent and Short Circuit Protection
- Provides Individual Cell Voltages to Battery Management Host
- Integrated Cell Balancing Control
- I²C Compatible User Interface Allows Access to Battery Information
- User Control to Initiate Protection
- Integrated 3.3-V 25-mA LDO
- Programmable Shutdown and Brownout Control
- Provides Drive for Three External FETs
- Low Supply Current of 140 μA Typical
- Programmable Threshold and Delay for Short Circuit Current Protection
- Provides Drive for Three External FETs
- Can Directly Interface With bq2081 for Complete Battery Management Solution

APPLICATIONS

- Notebook computer battery packs
- Test equipment

PIN ASSIGNMENTS

PW PACKAGE (TOP VIEW)

			•
vcc 🖂	1 0	24	□□ VPACK
VBAT □□□	2	23	□ DSG
VC1 \Box	3	22	PCHG
VC2 \Box	4	21	☐☐ CHG
VC3 □□	5	20	LEDOUT
VC4 □□	6	19	□□ VREG
VC5 \Box	7	18	TOUT
SR1 □□□	8	17	XALERT
SR2 🖂	9	16	CLKIN
CNTL \Box	10	15	□□ SDATA
GND □□□	11	14	□□ SCLK
/CELL \Box	12	13	□□ GND
l			J

DESCRIPTION

The bq29311 is a three- or four-cell lithium-ion battery pack protection analog front end (AFE) IC that incorporates a 3.3-V 25-mA low-dropout regulator (LDO) and an I²C compatible interface to extract battery parameters such as cell voltages and control output status. Other parameters, such as overcurrent protection threshold and delay, can also be programmed into the bq29311 to increase the flexibility of the battery management system.

The bq29311 provides safety protection in overcurrent, short circuit, overvoltage, and undervoltage conditions via control from the battery management host. In overcurrent and short-circuit conditions the bq29311 can activate the FET drive as a secondary protection level. The communications interface allows the host to control and observe the current status of the protection, to set overcurrent levels for charge and discharge, to set the overcurrent blanking delay time, short-circuit threshold levels, and short-circuit blanking delay time, and to program for the VREG shutdown voltage and brownout-detection thresholds.

Each cell is balanced by a discharge path, which is enabled by the internal control registers accessible through the I²C compatible interface. The maximum current is set by an external series resistor with an absolute maximum value of 10 mA discharge current per cell.

ORDERING INFORMATION

TA	PACKAGED TSSOP (PW)
–25°C to 85°C	bq29311PW
_23 0 10 63 0	bq29311PWR ⁽¹⁾



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

PACKAGE DISSIPATION RATINGS

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
PW	874 mW	6.99 W/°C	559 mW	454 mW

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

		bq29311
Supply voltage range ⁽²⁾	V _{CC} , VPACK	−0.3 V to 34 V
	VC1, VC2, VC3, VC4, VBAT	−0.3 V to 34 V
	VC5, SR1, SR2	–1 V to 1 V
Input voltage range	VC1 to VC2, VC2 to VC3, VC3 to VC4, VC4 to VC5	−0.3 V to 8.5 V
	CLK-IN, SCLK, SDATA	−0.3 V to 7 V
	CNTL	-0.3 V to 34 V
Outrot valta na nana	DSG, CHG, PCHG	-0.3 V to V _{CC}
Output voltage range	LEDOUT, TOUT, SCLK, SDATA, VCELL, XALERT	−0.3 V to 7 V
Current for cell balancing		10 mA
Continuous total power dis	ssipation	See Dissipation Rating Table
	НВМ	1.5 kV
ESD rating(3)	CDM	250 V
	MM	50 V
Operating free-air tempera	ature range, T _A	−25°C to 85°C
Storage temperature range	e, T _{Stg}	−65°C to 150°C
Lead temperature (solderi	ng, 10 s)	260°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
Supply voltage (V _{CC} or VPACK)					25	V
		VBAT	0		VCC	
		VC1, VC2, VC3, VC4	0		VCC	
Input voltage range, V _I		SR1, SR2, VC5	-0.5		0.5	V
, , , , , , , , , , , , , , , , , , ,		VCn-VC(n+1), (n = 1, 2, 3, 4)	0		5	
		CNTL			VREG	
	VIH	00114 00474 0114 111	0.8×VREG		VREG	.,
Logic level input voltage	VIL	SCLK, SDATA, CLK-IN	0		0.2×VREG	V
		XALERT			200	
Output current, IO		SDATA			50	μΑ
Output current, IO		VCELL			±10	
Input current, I _I		CNTL	-0.5		1	μΑ
External 3.3 V VREG capacitor, C(REG)		VREG		1		μF
Operating ambient temperature range, TA		•	-25		85	°C

⁽²⁾ All voltages are with respect to ground of this device except VCn-VC(n+1), where n = 1, 2, 3, 4 cell voltage.

⁽³⁾ Design considerations should be made with respect to excessive ESD.



ELECTRICAL CHARACTERISTICS

 T_A = 25°C, $C_{\mbox{\scriptsize REG}}$ = 1 $\mu\mbox{\scriptsize F},\,\mbox{\scriptsize V}_{\mbox{\scriptsize CC}}$ = 14 V (unless otherwise noted)

SUPPL	Y CURRENT						
	PARAMETER	TEST CONDIT	TIONS	MIN	TYP	MAX	UNIT
lana	Supply current 1	No load at VREG, TOUT, LEDOUT, XALERT, SCLK,	T _A = 25°C		140	190	^
I(CC1)	Supply current i	SDATA. CLKIN not used	$T_A = -25^{\circ}C \text{ to } 85^{\circ}C$			220	μΑ
I(CC2)	Supply current 2	$VBAT \le V_{SD}$, $VPACK = 0$ DSG, CHG and PCHG = off	$T_A = -25^{\circ}C$ to $85^{\circ}C$			1	μΑ

3.3 V REGULA	3.3 V REGULATOR											
PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT					
V _(REG)	Regulator output voltage	$I_O \le 25 \text{ mA},$	$T_A = -25^{\circ}C$ to $85^{\circ}C$	3.135	3.3	3.465	V					
AV/	Regulator output change with	$V_{(SD)} = 6.5 \text{ V} \le V_{CC} \le 25 \text{ V},$	$T_A = -25^{\circ}C$ to $25^{\circ}C$		±0.2%	±1.74%						
ΔV (REGTEMP)	temperature	$I_O = 25 \text{ mA}$	$T_A = 25^{\circ}C$ to $85^{\circ}C$		±0.2%	±1.74%						
ΔV(REGLINE)	Line regulation	$V(SD) = 6.5 \text{ V} \le V_{CC} \le 25 \text{V}, I_{O} = 25 \text{ mA}$			6	20	mV					
ΔV (REGLOAD)	Load regulation	$0.1 \text{ mA} \le I_{O} \le 25 \text{ mA},$	V _{CC} = 14 V		2	20	mV					

SHUTDO	WN V _I MONITOR					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V(SD)	VREG shutdown threshold range ⁽¹⁾	Measured at VBAT	6.475		10.975	V
$\Delta V(SD)$	Shutdown threshold steps	Set by SDV register b0-b3		300		mV
V _{hys} (SD)	Hysteresis		35	50	65	mV
	Accuracy of the shutdown threshold				±5%	

⁽¹⁾ V(SD) = V(REG) brownout threshold voltage as determined by b0–b3 in the SDV register.

BROWNO	OUT V _{IN} MONITOR					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{BO}	Brownout threshold range(1)	Measured at VBAT	7.975		12.475	V
ΔVΒΟ	Brownout threshold steps	Set by SDV register b4 – b7		300		m)/
V _{hys} (BO)	Hysteresis		35	50	65	mV
	Brownout threshold accuracy				±5%	

⁽¹⁾ $V_{BO} = V_{(REG)}$ brownout threshold voltage as determined by b4–b7 in the SDV register.

CELL VOLTA	GE MONITOR					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V/0511 0115	VCELL output (see Note 4)	V(CELL_IN) = 0 V		0.975		V
V(CELL_OUT)	VCELE output (see Note 4)	V(CELL_IN) = 4.5 V		0.3		٧
V(CELL_IN)	Differential Input voltage range	VC1 to VC2, VC2 to VC3, VC3 to VC4, VC4 to VC5	0		4.5	V
K	VCELL scale factor	[0.975 -V(CELL_OUT)]/V(CELL_IN)	0.144	0.150	0.156	k
R(BAL)	Cell balance internal resistance	RDS _(ON) for internal FET switch at $V_{(DS)} = 2 \text{ V}$		500		Ω

⁽¹⁾ The $V_{(CELL_OUT)}$ output is inversely proportional to the $V_{(CELL_OUT)} = -K \times V_{(CELL_IN)} + 0.975$.



ELECTRICAL CHARACTERISTICS CONTINUED

 $T_A = 25^{\circ}C$, $C_{REG} = 1 \mu F$, $V_{CC} = 14 V$ (unless otherwise noted)

OVERCURE	RENT (OC) AND SHORT CIRCUIT	(SC) DETECTION			OVERCURRENT (OC) AND SHORT CIRCUIT (SC) DETECTION										
	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT								
V()	OC detection threshold range,	Charge		50		205	mV								
V(OCD)	typical ⁽¹⁾	Discharge		-50		-205	IIIV								
AV(OC datastian threshold program atom	Charge			5		mV								
ΔV (OCD)	OC detection threshold program step	Discharge			- 5		IIIV								
V _{hys} (OCD)	OC detection threshold hysteresis	Charge and discharge		7	10	13	mV								
Vices	SC detection threshold range,	SC detection threshold range, Charge		100		475	mV								
V(SC)	typical ⁽²⁾	Discharge		-100		-475									
AV/(0.0)	SC detection threshold program step	Charge			25		mV								
∆V(SC)	SC detection threshold program step	Discharge			-25		IIIV								
V _{hys} (SC)	SC detection threshold hysteresis	Charge and discharge		40	50	60	mV								
			$V_{(OCD)} = 50 \text{ mV (min)}$	37.5	50	62.5									
V(OCD_acr)	OC detection threshold accuracy(1)	Charge and discharge	V(OCD) = 100 mV	85	100	115	mV								
(= === /			$V_{(OCD)} = 205 \text{ mV (max)}$	174	205	236									
			V(SC) = 100 mV (min)	75	100	125									
V(SC_acr)	SC detection threshold accuracy(2)	Charge and discharge	V(SC) = 200 mV	170	200	230	mV								
/			V(SC) = 475 mV (max)	403	475	547	547								

⁽¹⁾ See OCVD and OCVC registers for setting detection threshold.(2) See SCV register for setting detection threshold.

FET DRIVE C	RCUIT						
	PARAMETER	TEST CONDITION	IS	MIN	TYP	MAX	UNIT
		VBAT = 16 V	DSG	1	5	7	
V(FETOL)	Output voltage	VPACK = 16 V	CHG	1	5	7	V
, - ,		VPACK = 16 V	PCHG	8.5	10.5	11.5	
V(FETCLAMP)	Output clamp voltage	VPACK = 4.5 V	PCHG	3.3	3.5	3.7	V
			DSG		10	100	
t _r	Rise time	C _L = 4700 pF, 10% to 90%	CHG		10	100	μs
			PCHG		170	500	
			DSG		15	100	
tf	Fall time	C _L = 4700 pF, 90% to 10%	CHG		15	100	μs
			PCHG		170	500	

THERMISTO	THERMISTOR DRIVE AND LED DRIVE								
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
R _(t)	TOUT pass-element series resistance	$I_O = -1$ mA at TOUT pin, $R(t) = (V_{REG} - V_{TOUT})/1$ mA, $T_A = -25^{\circ}C$ to 85°C		50	100	Ω			
V(LEDOUT)	LEDOUT output voltage	$I_O = -25$ mA at LEDOUT pin, $T_A = -25$ °C to 85°C	2.9	3.15	3.46	٧			

LOGIC							
	PARAMETER	TEST CONDI	ITIONS	MIN	TYP	MAX	UNIT
D I	Internal nullum registeres	XALERT, CLKIN		60	100	140	kΩ
R _(PUP)	Internal pullup resistance	SDATA, SCLK	T. 0500 to 0500	6	10	14	
V 1.	Logic love lovel output voltage	XALERT, I _{OUT} = 200 μA	$T_A = -25^{\circ}C$ to $85^{\circ}C$			0.2	W
V _{O(L)}	Logic low-level output voltage	SDATA, I _{OUT} = 50 μA				0.4	V



ELECTRICAL CHARACTERISTICS CONTINUED

 T_A = 25°C, C_{REG} = 1 $\mu\text{F},\,V_{CC}$ = 14 V (unless otherwise noted)


AC						
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f(CLKIN)	CLKIN input frequency	External clock	32.100	32.768	33.420	kHz
t(CLKIN_HI)	CLKIN high time	External clock	2		28	μs
f(INTERNAL)	Internal clock frequency	$T_A = -25^{\circ}C$ to $85^{\circ}C$	26.2	32.768	39.4	kHz
t(SCDDELAY)	SC delay time	$t_{d(SC)}$ = 0 ms for charge and discharge $V(OCD)$ = 100 mV, SR(50%) to DSG/CHG(50%) delay. No load.		1	10	μs

Terminal Functions

TERMI	NAL	
NAME	NO.	DESCRIPTION
CHG	21	Push-pull output charge FET gate voltage supply
CLKIN	16	Digital input that provides an alternate clock with internal 100-kΩ pullup to VREG
CNTL	10	Active low input enables CHG, DSG and PCHG. Internal pullup
DSG	23	Push-pull output discharge FET gate voltage supply
GND	11, 13	Analog ground pin and negative pack terminal
LEDOUT	20	Provides current to drive LED capacity display
PCHG	22	Push-pull output precharge FET gate voltage supply
SCLK	14	Open-drain bidirectional serial interface clock with internal 10-kΩ pullup to VREG
SDATA	15	Open-drain bidirectional serial interface data with internal 10-kΩ pullup to VREG
SR1	8	Current sense positive terminal when charging relative to SR2
SR2	9	Current sense positive terminal when discharging relative to SR1
TOUT	18	Provides thermistor bias current
VBAT	2	Battery positive terminal sense input for regulator shutdown
VC1	3	Sense voltage input terminal for most positive cell and balance current input for most positive cell. Connected to VC2 in 3-cell applications
VC2	4	Sense voltage input terminal for second most positive cell, balance current input for second most positive cell, and return balance current for most positive cell
VC3	5	Sense voltage input terminal for third most positive cell, balance current input for third most positive cell and return balance current for second most positive cell
VC4	6	Sense voltage input terminal for least positive cell, balance current input for least positive cell, and return balance current for third most positive cell
VC5	7	Sense voltage input terminal for most negative cell, return balance current for least positive cell
VCC	1	Diode protected BAT+ terminal and primary power source
VCELL	12	Output of scaled value of the measured cell voltage
VPACK	24	Pack positive terminal and alternate power source
VREG	19	Integrated 3.3-V regulator output
XALERT	17	Open-drain output used to indicate status register changes. With internal 100 kΩ pullup to VREG




FUNCTIONAL BLOCK DIAGRAM





AC TIMING SPECIFICATIONS (I²C COMPATIBLE SERIAL INTERFACE)



	PARAMETER	MIN	MAX	UNIT
t _r	Clock rise time		300	ns
tf	Clock fall time		300	ns
tr(SDA)	SDA rise time	20	300	ns
tf(SDA)	SDA fall time	20	300	ns
t _{su(STA)}	Clock high to input transition setup time	600		ns
t _{w(H)}	Clock pulse width high	600		ns
th(STA)	Input low to clock low hold time start condition	600		ns
th(DAT)	Clock low to input transition hold time	0		μs
t _{w(L)}	Clock pulse width low	1.3		μs
t _{su(DAT)}	Input transition to clock transition setup time	100		ns
t _{su(STOP)}	Clock high to input high (STOP) setup time stop condition	600		ns
t _{su(BUF)}	Input high to input low (bus free)	1.3		μs
t _V	Clock low to data out valid time	200	900	ns
th(CH)	Data out hold time after clock low	200		ns
f(CLK)	Clock frequency		100	kHz



UDG-01148

APPLICATION INFORMATION

PRECHARGE MODE CURRENT LIMITING RESISTOR SELECTION

The selection of this resistor value should take into account the maximum potential charge voltage, which should include the voltage of a failed charger to ensure that 0-V and pre-charge mode current levels are within desirable limits under all conditions.

BAT
$$\bigcirc$$

RDS(ON)

ROS(ON)

 $| A | A |$
 $| A |$

Figure 1. Pre-Charge Mode Current Limiting Resistor Selection

This method ensures that the resistor is sized correctly to provide safe zero voltage charging and the optimal performance during precharge.






Figure 2. bq29311 Application Circuit Example Including Battery Management Host Controller



FUNCTIONAL DESCRIPTION

INTEGRATED REGULATOR

The input for this regulator is derived from the battery cell stack or the pack positive terminal, with a valid range of V_{SD} to 25 V. These two source inputs are ORed internally. An external diode is required to protect uncontrolled charging. The output is typically 3.3 V $\pm 5\%$ (T_A = -25° C to 85° C) with a maximum output current of 25 mA. The maximum output capacitance for stable operation is typically 1 μF . The output voltage line regulation is ± 20 mV (max) between V_{SD} and 25 V. The load regulation is ± 20 mV (max) over the current range of 0. 1 mA to 25 mA.

The regulator output starts up only when VPACK reaches the valid input voltage. After this voltage is reached, the bios of the regulator is supplied through VBAT from the battery, even if VPACK voltage is removed.

SHUTDOWN AND BROWNOUT

If the voltage at VBAT falls below 7.975 V \pm 5%(default), the bq29311 sets the BRWO bit to 1 in STATUS (b4) and triggers the XALERT output. The value in the SDV register (b4–b7) determines the threshold value and this can be programmed from 7.975 V to 12.475 V in 0.3-V steps (with an accuracy of \pm 5% at the falling edge) and has 50 mV \pm 30% of hysteresis.

Reading the STATUS register clears XALERT in a brownout, but OCL (CONTROL, b0) must be taken from 0 to 1 to 0; then STATUS must be read, to clear the BRWO bit.

If the voltage at VBAT is below 6.475V $\pm 5\%$ (default) the regulator can be shut down. The value in the SDV register (b0–3) determines the threshold value, which can be programmed from 6.475 V to 10.975 V in 0.3-V steps with an accuracy of $\pm 5\%$ at the falling edge and has 50 mV $\pm 30\%$ of hysteresis.

When the input voltage is below the shutdown threshold and a higher voltage at VPACK is not present, then SHDN (STATUS, b5) is set and the bq29311 enters the sleep mode and turns off CHG, DSG, and PCHG. The current consumption in this mode is under 1 μ A. SHDN is cleared when the input voltage rises above the shutdown threshold. XALERT does not respond to shutdown.

OVERCURRENT AND SHORT-CIRCUIT DETECTION

The overcurrent and short-circuit detection is used to detect abnormal current in either the charge or discharge direction. This safety feature is used to protect the pass FETs, cells, and any other inline components from excessive current conditions. The detection circuit also incorporates a blanking delay before driving the control for the pass FETs to turn off.

The overcurrent and short-circuit thresholds are set in the OCVD/C and SCV registers with defaults of 50 mV and 100 mV respectively. The individual overcurrent thresholds for charge and discharge can be programmed from 50 mV to 205 mV in 5-mV steps with a hysteresis of 10 mV \pm 30%. The single short-circuit threshold can be programmed from 100 mV to 475 mV in 25-mV steps with a hysteresis of 50 mV \pm 20%.

OVERCURRENT AND SHORT-CIRCUIT DELAY

The overcurrent delay allows the system to momentarily accept a high current condition. The default overcurrent delay is 1 ms in both charge and discharge situations. The delay time can be increased via the OCD register, where the charge and discharge delays can be independently defined. The OCD register can be programmed for a range of 1 ms to 31 ms with steps of 2 ms.

The short-circuit delay has a default value of 0 ms and is also programmable in the SCD register. This register can be programmed from 0 to 915 μ s with steps of 61 μ s.

OVERCURRENT AND SHORT-CIRCUIT RESPONSE

When an overcurrent or short-circuit condition is detected, the CHG and DSG FETs are turned off and the PCHG FET turned on, limiting the charge current to the pre-charge rate. The STATUS (b0...b3) register reports the details of discharge short circuit, charge short circuit, discharge overcurrent, and charge overcurrent. The respective STATUS (b0...b3) bits are set to 1 and the XALERT output changes state. This condition is latched until the CONTROL (b0) is set and then reset. If a FET is turned on by resetting CONTROL (b0) and the error condition is still on the system, then the device again enters the protection response state.

CELL VOLTAGE

The cell voltage is translated to allow a system host to measure individual series elements of the battery.

The series element voltage is translated to a GND-based voltage equal to 0.15 of the series element voltage. This provides a range from 0 V to 4.5 V. The translation output is inversely proportional to the input.

$$V_{(CELL_OUT)} = -K \times V_{(CELL_IN)} + 0.975 (V)$$

Programming CELL_SEL (b0...b1) selects the individual series element. The CELL_SEL (b2...b3) selects the measurement mode for the series elements. This allows the offset to be determined for each element in the string.



CALIBRATION OF CELL VOLTAGE MONITOR AMPLIFIER GAIN

The cell voltage monitor amplifier has an offset, which can be calibrated to increase accuracy.

The following procedure shows how to measure and calculate the offset:

- Set CAL2=0, CAL1=1, VM1=0, VM0=0
 The output voltage includes the offset and is represented by V_{OUT1} = 0.975 + (1 + K) × V_{OS} (V)
 Where K = VCELL scaling factor
 V_{OS} = Offset voltage at input of the internal op-amp
- Set CAL2=1, CAL1=0, VM1=0, VM0=0
 The output voltage includes the scale factor error and offset and is represented by
 V_{OUT2} = 0.975 + (1 + K) × V_{OS} K × 0.975 (V)
- Calculate (V_{OUT1} V_{OUT2})/0.975
 The result is the actual scaling factor, K_{ACT} and is represented by

$$K_{ACT} = (V_{OUT1} - V_{OUT2})/0.975 = (0.975 + (1 + K) \times V_{OS}) - (0.975 + (1 + K) \times V_{OS} - K \times 0.975)/0.975$$

= $K \times 0.975/0.975 = K$

- 4. Calculate the actual offset value where $V_{OS(ACT)} = (V_{OUT1} 0.975)/(1 + K_{ACT})$
- 5. Calibrated cell voltage is calculated by $VCn VC(n+1) = [0.975 + (1 + K_{ACT}) \times V_{OS(ACT)} V_{CELLOUT}] / K_{ACT}$

CELL BALANCE CONTROL

The cell balance control allows a small discharge to be controlled for any one series element. The purpose of this discharge is to bring the series elements to the same voltage. Series resistors placed between the input pins and the positive series element nodes control the discharge current value.

Individual series element selection is made using CELL_SEL (b4...b7). Cell balance discharge is also disabled if bits CELL_SEL (b4...b7) are zero. When all CELL_SEL (b4...b7) bits are set to 1, then all series elements are discharged.

DSG AND FET DRIVER CONTROL

The bq29311 drives the FET off if an OC or SC safety threshold is breached. The host can force any FET on or off only if the bq29311 integrated protection control allows. The DSG and CHG FET drive gate-to-drain voltage is clamped to 15 V (max) and 11 V (typ).

The default-state of the FET drive is off. A host can control the FET drive by programming CONTROL (b1...b2) where b1 is used to control the external discharge FET and b2 is used to control the external charge FET. These controls are valid only when shutdown is not active.

PCHG FET DRIVER CONTROL

The PCHG FET is used when the battery is under voltage, allowing limited conditioning current modes such as pre-charge and 0 V charging. At startup of the bq29311 (charger connected to battery pack), PCHG is clamped to 3.5 V when VPACK is 3.8 V to 5.25 V. Thus the actual VPACK voltage is decided with this PCHG clamp voltage and the VGS(gate-source voltage) of external precharge FET. When VPACK is over 5.25 V, PCHG voltage would be controlled to two-thirds of VPACK.

The default state of PCHG is on. There are two methods to pull up PCHG to turn off precharge FET. One is through the control register via serial communication. Setting b3 in the control register to 1 turns off the precharge FET. Another method is to use CNTL. Floating CNTL or pulling CNTL up to VREG turns off the precharge FET and also the CHG and DSG FETs.

Overcurrent and short-circuit detection is not applied during precharge operations. An external resistor located in series with the external precharge FET limits the current flow for precharge operations.




Figure 3. PCHG Drive Output vs. Pack Voltage (Design Simulation)



THERMISTOR DRIVE CIRCUIT

The TOUT pin can be enabled to drive a thermistor from VREG. The typical thermistor resistance is $10~\text{k}\Omega$ at 25°C . The default-state for this is OFF to conserve power. The maximum output impedance is $100~\Omega$. TOUT (b6 of the control register) enables or disables this function. TOUT (b6 of CONTROL register) enables or disables this feature.

LED DRIVE CIRCUIT

The LED drive provides a current source from VREG. LEDEN (b5 of the control register) enables or disables this function.

CONTROL INPUT (CNTL)

The control input is pulled up internally to VREG, which disables all the FET outputs. When CNTL is pulled to GND, the bq29311 control outputs are then controlled by safety and register control logic. An external pullup can be added to enable a pullup to a higher voltage. This could cause up to an extra 100 μA leakage through the CNTL input to GND.

CLOCK INPUT (CLKIN)

The clock input allows for an external time base to be used for increased accuracy in delay timing when determining overcurrent and short-circuit hold-off. The standard frequency is 32.768 kHz but must be above 30 kHz. This input is pulled up via an internal 100-k Ω resistor.

Transitions of the CLKIN pin hold off the internal oscillator so if the external input stops oscillating, the internal oscillator starts and enables all the timing functions.

COMMUNICATIONS

The I²C compatible serial communications provides read and write access to the bq29311 data area. The data is clocked via separate data (SDATA) and clock (SCLK) pins. The bq29311 acts as a slave device and does not generate clock pulses. Communication to the bq29311 can be provided from GPIO pins or an I²C supporting port of a host system controller. The slave address for the bq29311 is 7 bits and the value is 0100 000 (0x20).

	ADDRESS (0X20)							
6 5 4 3 2 1 0								
0	1	0	0	0	0	0		

The bq29311 does not have the following functions compatible with the I^2C specification.

- The bg29311 is always regarded as a slave
- The bq29311 does not support the general code of the I²C specification and therefore does not return an ACK, but returns a NACK instead.
- The bq29311 does not support the address auto increment, which allows continuous reading and writing.
- The bq29311 allows data to be written or read from the same location without resending the location address.




Figure 4. I²C-Bus Write to bq29311




Figure 5. I²C-Bus Read from bq29311: Protocol A






Figure 6. I²C-Bus Read from bg29311: Protocol B

REGISTER MAP

The bq29311 has nine addressable registers. These registers provide status, control, and configuration information for the battery-protection system. All registers except for status are read/write. All registers are reset on power up of the bq29311.

	,		1
NAME	ADDRESS	TYPE	DESCRIPTION
STATUS	0x00	R	bq29311 status
CONTROL	0x01	R/W	bq29311 control from system host
SDV	0x02	R/W	Brownout/shutdown threshold voltage
OCVD	0x03	R/W	Overcurrent threshold voltage for discharge
OCVC	0x04	R/W	Overcurrent threshold voltage for charge
OCD	0x05	R/W	Overcurrent delay time for charge/discharge
CELL_SELECT	0x06	R/W	Battery cell select for cell translation and balance discharge
SCV	0x07	R/W	short-circuit threshold voltage for discharge and charge
SCD	0x08	R/W	short-circuit delay time for discharge and charge

STATUS register

STATUS REGISTER (0X00)								
7	7 6 5 4 3 2 1 0							
_	_	SHDN	BRWO	OCCHG	OCDSG	SCCHG	SCDSG	

The status register provides information about the current state of the bq29311. Reading the status register clears the XALERT pin after OCL (CONTROL, b0) has been cleared unless otherwise stated.

STATUS b0 (SCDSG): This bit indicates a short circuit in the discharge direction.

- 0 = below the short-circuit threshold in the discharge direction (default)
- 1 = greater than or equal to the short-circuit threshold in the discharge direction

STATUS b1 (SCCHG): This bit indicates a short-circuit in the charge direction.

- 0 = below the short-circuit threshold in the charge direction (default)
- 1 = greater than or equal to the short-circuit threshold in the charge direction

STATUS b2 (OCDSG): This bit indicates an overcurrent condition in the discharge direction.

- 0 = less than or equal to the overcurrent threshold in the discharge direction (default)
- 1 = greater than overcurrent threshold in the discharge direction

STATUS b3 (OCCHG): This bit indicates an overcurrent condition in the charge direction.

- 0 = less than or equal to the overcurrent threshold in the charge direction (default)
- 1 = greater than overcurrent threshold in the charge direction

STATUS b4 (BRWO): This bit indicates that the brownout voltage threshold has been reached.

- 0 = greater than the brownout threshold (default)
- 1 = less than or equal to the brownout threshold voltage

STATUS b5 (SHDN): This bit shows that the battery voltage has fallen below the shutdown threshold limit, indicating a shutdown condition.

- 0 = greater than the shutdown threshold voltage (default)
- 1 = less than or equal to the shutdown threshold voltage



CONTROL REGISTER

CONTROL REGISTER (0X01)									
7 6 5 4 3 2 1 0									
SVDOFF	SVDOFF TOUT LEDEN VMOFF PCHG CHG DSG OCL								

The CONTROL register controls the outputs of the bq29311 and can be used to clear certain states set by any OC, SC or brownout condition. The OCL latch must be cleared before the STATUS register is read to clear the register.

CONTROL b0 (OCL): This bit releases the overcurrent latch when toggled from 0 to 1 back to 0 (default = 0) after the latch has been set by any OC or SC condition.

CONTROL b1 (DSG): This bit controls the external discharge FET.

0 = discharge FET is off and is controlled by the system host (default)

1 = discharge FET is on and the bq29311 is in normal operating mode

CONTROL b2 (CHG): This bit controls the external charge FET.

0 = charge FET is off and is controlled by the system host (default)

1 = charge FET is on and the bq29311 is in normal operating mode.

CONTROL b3 (PCHG): This bit controls the external precharge FET.

0 = precharge FET is on and controlled by the system host for enabling a charge path prior to turning on the charge FET (default)

1 = precharge FET is off.

CONTROL b4 (VMOFF): This bit enables or disables the voltage monitoring translation function and cell balance discharge.

0 = enables voltage monitoring (default)

1 = disables voltage monitoring

CONTROL b5 (LEDEN): This bit enables or disables the LED driver function

0 = disables LED drive function (default)

1 = enables LED drive function

CONTROL b6 (TOUT): This bit controls the V_{CC} power to the thermistor.

0 = thermistor power is off (default)

1 = thermistor power is on

CONTROL b7 (SDVOFF): This bit enables or disables the shutdown monitor function.

0 = shutdown monitor enabled (default)

1 = shutdown monitor disabled



SDV: SHUTDOWN VOLTAGE

SDV REGISTER (0X02)							
7 6 5 4 3 2 1 0							
BOV3	BOV2	BOV1	BOV0	SDV3	SDV2	SVD1	SDV0

The SDV register is used to configure the regulator shutdown and brownout thresholds; 00000000 is the default.

SDV b3...b0 With Corresponding Shutdown Threshold

0000	6.475 V	0100	7.675 V	1000	8.875 V	1100	10.075 V
0001	6.775 V	0101	7.975 V	1001	9.175 V	1101	10.375 V
0010	7.075 V	0110	8.275 V	1010	9.475 V	1110	10.675 V
0011	7.375 V	0111	8.575 V	1011	9.775 V	1111	10.975 V

SDV b7...b4 With Corresponding Brownout Threshold

0000	7.975 V	0100	9.175 V	1000	10.375 V	1100	11.575 V
0001	8.275 V	0101	9.475 V	1001	10.675 V	1101	11.875 V
0010	8.575 V	0110	9.775 V	1010	10.975 V	1110	12.175 V
0011	8.875 V	0111	10.075 V	1011	11.275 V	1111	12.475 V

OCVD: OVERCURRENT VOLTAGE THRESHOLD IN DISCHARGE

	OCVD REGISTER (0X03)									
7	7 6 5 4 3 2 1 0									
_	_	=	OCVD4	OCVD3	OCVD2	OCVD1	OCVD0			

OCVD b0-b4 (OCVD0-OCVD4): These five bits select the value of the overcurrent threshold in the discharge direction. 00000 is the default.

OCVD b4...b0 With Corresponding Overcurrent (OC) Threshold

00000	0.050 V	01000	0.090 V	10000	0.130 V	11000	0.170 V
00001	0.055 V	01001	0.095 V	10001	0.135 V	11001	0.175 V
00010	0.060 V	01010	0.100 V	10010	0.140 V	11010	0.180 V
00011	0.065 V	01011	0.105 V	10011	0.145 V	11011	0.185 V
00100	0.070 V	01100	0.110 V	10100	0.150 V	11100	0.190 V
00101	0.075 V	01101	0.115 V	10101	0.155 V	11101	0.195 V
00110	0.080 V	01110	0.120 V	10110	0.160 V	11110	0.200 V
00111	0.085 V	01111	0.125 V	10111	0.165 V	11111	0.205 V

OCVC: OVERCURRENT VOLTAGE THRESHOLD IN CHARGE REGISTER

OCVC REGISTER (0X04)								
7 6 5 4 3 2 1 0								
_	-	_	OCVC4	OCVC3	OCVC2	OCVC1	OCVC0	

OCVC b0-b4 (OCVC0-OCVC4): These five bits select the value of the overcurrent threshold in the charge direction. 00000 is the default.

OCVC b4...b0 With Corresponding Overcurrent (OC) Threshold

			· ,				
00000	0.050 V	01000	0.090 V	10000	0.130 V	11000	0.170 V
00001	0.055 V	01001	0.095 V	10001	0.135 V	11001	0.175 V
00010	0.060 V	01010	0.100 V	10010	0.140 V	11010	0.180 V
00011	0.065 V	01011	0.105 V	10011	0.145 V	11011	0.185 V
00100	0.070 V	01100	0.110 V	10100	0.150 V	11100	0.190 V
00101	0.075 V	01101	0.115 V	10101	0.155 V	11101	0.195 V
00110	0.080 V	01110	0.120 V	10110	0.160 V	11110	0.200 V
00111	0.085 V	01111	0.125 V	10111	0.165 V	11111	0.205 V



OCD: OVERCURRENT BLANKING DELAY

OCD REGISTER (0X05)									
7	7 6 5 4 3 2 1 0								
OCDC3 OCDC2 OCDC1 OCDC0 OCDD3 OCDD2 OCDD1 OCDD0									

This register is used to set the overcurrent charge and discharge delay times.

OCD b0-b3 (OCDD0-OCDD3): These four bits select the value of the delay time for overcurrent triggering in the discharge direction. 0000 is the default.

OCD b3...b0 With Corresponding Delay Time

0000	1 ms	0100	9 ms	1000	17 ms	1100	25 ms
0001	3 ms	0101	11 ms	1001	19 ms	1101	27 ms
0010	5 ms	0110	13 ms	1010	21 ms	1110	29 ms
0011	7 ms	0111	15 ms	1011	23 ms	1111	31 ms

OCD b4-b7 (OCDC0-OCDC3): These four bits select the value of the delay time for overcurrent triggering in the charge direction. 0000 is the default.

OCD b7...b4 With Corresponding Delay Time

0000	1 ms	0100	9 ms	1000	17 ms	1100	25 ms
0001	3 ms	0101	11 ms	1001	19 ms	1101	27 ms
0010	5 ms	0110	13 ms	1010	21 ms	1110	29 ms
0011	7 ms	0111	15 ms	1011	23 ms	1111	31 ms

SCV: SHORT-CIRCUIT THRESHOLD VOLTAGE

	SCV REGISTER (0X07)									
7	7 6 5 4 3 2 1 0									
_	-	-	-	SCV3	SCV2	SCV1	SCV0			

This register selects the common short-circuit threshold voltage for both charge and discharge.

SCV b0-b3 (SCV0-SCV3): These four bits select the value of the short-circuit voltage threshold for both charge and discharge. 0000 is the default.

SCV b0...b3 With Corresponding SC Threshold Voltage

0000	0.10V	0100	0.20V	1000	0.30V	1100	0.40V
0001	0.125V	0101	0.225V	1001	0.325V	1101	0.425V
0010	0.150V	0110	0.250V	1010	0.350V	1110	0.450V
0011	0.175V	0111	0.275V	1011	0.375V	1111	0.475V

SCD: SHORT-CIRCUIT BLANKING DELAY

SCD REGISTER (0X08)									
7 6 5 4 3 2 1 0									
SCDC3 SCDC2 SCDC1 SCDC0 SCDD3 SCDD2 SCDD1 SCDD0									

This register selects the short-circuit blanking delay time for charge and discharge.

SCD b0-b3 (SCDD0-SCDD3): These four bits select the value of the short-circuit delay time for discharge. Exceeding the short-circuit voltage threshold for longer than this period turns off the DSG output. 0000 is the default.

SCD b3...b0 With Corresponding SC Delay Time

	-	_	-				
0000	0 μs	0100	244 μs	1000	488 μs	1100	732 μs
0001	61 μs	0101	305 μs	1001	549 μs	1101	793 μs
0010	122 μs	0110	366 μs	1010	610 μs	1110	854 μs
0011	183 μs	0111	427 μs	1011	671 μs	1111	915 μs

SCD b4-b7 (SCDC0-SCDC3): These four bits select the value of the short-circuit delay time for charge. Exceeding the short-circuit voltage threshold for longer than this period turns off the CHG output.



SCD b7...b4 With Corresponding SC Delay Time

0000	0 μs	0100	244 μs	1000	488 μs	1100	732 μs
0001	61 μs	0101	305 μs	1001	549 μs	1101	793 μs
0010	122 μs	0110	366 μs	1010	610 μs	1110	854 μs
0011	183 μs	0111	427 μs	1011	671 μs	1111	915 μs

CELL SELECT: CELL SELECTION

	CELL_SELECT REGISTER (0X06)						
7	6	5	4	3	2	1	0
CELL4	CELL3	CELL2	CELL1	CAL1	CAL0	VM1	VM0

This register determines cell selection for voltage measurement and translation, cell balancing and the operational mode of the cell voltage monitoring.

CELL_SELECT b0-b1 (VM0-VM1)

These two bits select the series cell for voltage measurement translation.

VM1	VM0	SELECTED CELL
0	0	Bottom series element (default)
0	1	Second lowest series element
1	0	Second highest series element
1	1	Top series element

CELL_SELECT b2-b3 (CAL0, CAL1): These bits determine the mode of the voltage monitor block.

CAL1	CAL0	MEASUREMENT MODE	
0	0	Cell translation for selected cell (default)	
0	1	Offset measurement for selected cell	
1	х	Monitor the V _{REF} value for gain calibration	

CELL_SELECT b3-b6 (CELL1-CELL4): These four bits select the series cell for cell balance discharge. Cell balance discharge is disabled if bits b4...b7 are set to zero (default), and all cells are discharged if bits b4...b7 are set to 1.

CELL1 =1 = bottom series element

CELL2 =1 = second lowest series element

CELL3 =1 = second highest series element

CELL4 =1 = top series element

Figure 2 shows a typical application for the bq29311 smart lithium-ion battery protector. All functions required to protect three- or four-series lithium-ion cells from overcharge and over-discharge, as well as provide short-circuit protection, are included in a single chip.

An R-C filter is recommended at the VCELL pin where $R_{(VCELL)} = 100 \Omega$ (typ) and $C_{(VCELL)} = 100 nF$ (typ)

3 OR 4 CELL CONFIGURATION

The 4-series cell configuration is shown in Figure 1. In a 3-cell configuration, VC1 is shorted to VC2, and R1 and C1 are removed. VC2, VC3, VC4, and VC5 pins are used for three cells.




MECHANICAL DATA

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated