Lab2 Report


Name: Haoyang Zhang

Email: <u>hzhang11@usc.edu</u>


Remote repository address: https://github.com/hzhang2422/EE-533

Part 1: Designing and Simulating Synchronous 8-bit Adder


- 1. Screen capture of schematics
 - o 8-bit Synchronous Full Adder



■ 1-bit Full Adder




2. Screen capture of the waveforms generated by the behavioral simulation tools




Part 2: Extending Adder into 32-bit ALU


A: Extend the 8-bit Adder into 32-bit Adder by instantiating and connecting 4 adders

- 1. Screen capture of schematics
 - o 32-bit Synchronous Full Adder




■ 32-bit DFF






2. Screen capture of the waveforms generated by the behavioral simulation tools




B: Extend the 32-bit Adder to have other functions including subtractor, shifter, and two other functions(AND & OR) of your choice. Go through the mapping process of the tools to get the gate counts such as number of D-FF and LUTs.


- 1. Brief description of all of the functions
 - Addition or Substract: When option is '00', the first function is active. A(31:0) plus B(31:0) when Sub_enable is 0, and 1 is for A(31:0) minus B(31:0).
 - Left shift for 1 bit on A.
 - Bitwise AND by A(31:0) and B(31:0).
 - Bitwise OR by A(31:0) and B(31:0).
- 2. Screen capture of schematics
 - o 32-bit ALU




32-bit Add_Sub




■ 32-bit Bitwise XOR




■ 32-bit Shift







32-bit Bitwise AND




■ 8-bit Bitwise AND







■ 8-bit Bitwise OR




■ 32-bit Bitwise 2 to 1 MUX




■ 8-bit Bitwise 2 to 1 MUX



3. Screen capture of the waveforms generated by the behavioral simulation tools



4. Log file of the mapper




The number of D-FF: 32

The number of LUTs: 160

C: Write a Verilog equivalent of 32-bit ALU

- 1. Code for logic and testbench
 - Logic




Testbench

```
🗵 File Edit View Project Source Process Window Help
                                                                                                                                                                       ▼ | ? | | | | | | 2 |
 : D 🤌 🖪 🗗 🖏 : B X 😘 🖄 🗙 | 🖙 🕬 | 🛂 : P 🔑 X X 🔎 🕲 | 🔊 : 先 : E 🔟 🗗 : 🔑 X : A 🗞 |
                                                       timescale 1ns / 1ps
Sources for: Behavioral Simulation
    ALU 32bit
 module ALU_32bit_tb;


☐ V ALU_32bit_tb (ALU_32bit_tb.)

                                                          // Inputs
reg clk;
            🔽 uut - ALU_32bit (ALU_32
                                                           reg en;
reg clr;
                                               10
                                                          reg [31:0] a;
reg [31:0] b;
                                              11
12
                                                           reg sub en;
                                              13
14
15
16
17
                                                          reg [1:0] opt;
                                                           // Outputs
                                                           wire [31:0] alu_result;
                                                           // Instantiate the Unit Under Test (UUT)
ALU_32bit uut (
   .clk(clk),
                                              18
19
20
21
22
                                                                .clr(clr),
                                              23
24
25
26
27
28
29
                                                                .b(b),
                                                                .sub_en(sub_en),
.opt(opt),
🚉 Sourc 🌓 Files 🥳 Snaps 🌓 Libra
                                                                .alu_result(alu_result)
 Processes for: ALU_32bit_tb
          Add Existing Source
                                                          initial begin
  // clock
  clk = 0;
                                              30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
50
51
52
53
          Create New Source
         Xilinx ISE Simulator
                                                                forever #100 clk = ~clk;
                                                           initial begin
                                                               Itial begin
// Initialize Inputs
en = 1;
clr = 1;
a = 32'b000000000000000000000000101111;
b = 32'b000000000000000000000000000001111;
                                                               sub_en = 0;
opt = 0;
                                                                // Wait 100 ns for global reset to finish
                                                               #90;
clr = 0;
#10;
                                                                // Test case1: Add
                                                               // les cast. Add opt = 2'b00; sub_en = 0; a = 32'b0000000000000000000000000001111; b = 32'b000000000000000000000000000001110;
                                              54
55
56
57
                                                               a = 32'b00001100110000110101110100010010;
b = 32'b0001001001001001110110110110111;
                                                                #200;
```

2. Screen capture of the waveforms generated by the behavioral simulation tools



3. Log file of the mapper



The number of D-FF: 32
The number of LUTs: 96

4. Brief comment on the number of gates as compared to the schematic version

The number of gates generated by Verilog code is higher than that generated by schematics because redundant gates are produced when designing multi-layer nested wide-bit components using schematics.