# Project : Memory Design and Kernel Implementation

# **Group member:**

Zijie Huang: zijieh@andrew.cmu.edu (Andrew ID: zijieh)

Ningyan Zhang: <a href="mailto:ningyanz@andrew.cmu.edu">ningyanz@andrew.cmu.edu</a> (Andrew ID: ningyanz)

Yueze Cao: <a href="mailto:yuezec@andrew.cmu.edu">yuezec@andrew.cmu.edu</a> (Andrew ID: yuezec)

# 1. Updated Kernel Design and Implementation:

# a. Motion Blur (Zijie Huang & Ningyan Zhang):

In our previous kernel design, we primarily relied on scalar operations and did not fully utilize the available registers. Additionally, we did not adequately address the dependencies between instructions, which could potentially impact performance. In our latest motion kernel design, we utilized 2 SIMD registers for constants, 4 SIMD registers for inputs with some degree of reuse, and 8 SIMD registers for outputs, leaving two registers unused. Notably, the number of outputs in the kernel has been expanded to 40. More importantly, we have transitioned from using scalar operations to employing SIMD Fused Multiply-Add (FMA) instructions.

```
for (int j = 0; j < numPixels; j += 128) {
174
              ymm0 = _mm256_set_pd(1/2, 1/2, 1/2, 1/2);
              ymm1 = _mm256_set_pd(1/6, 1/6, 1/6, 1/6);
             ymm2 = _mm256_loadu_pd(&input[j]);
             ymm3 = _mm256_loadu_pd(&input[j+4]);
              ymm4 = _mm256_loadu_pd(&input[j+8]);
             ymm5 = mm256 loadu pd(&input[j+12]);
             ymm6 = _mm256_fmadd_pd(ymm2, ymm0, ymm6);
             ymm7 = _mm256_fmadd_pd(ymm3, ymm0, ymm7);
              ymm8 = _mm256_fmadd_pd(ymm4, ymm0, ymm8);
              ymm9 = _mm256_fmadd_pd(ymm5, ymm0, ymm9);
             ymm2 = mm256 loadu pd(&input[j+16]);
             ymm6 = _mm256_fmadd_pd(ymm3, ymm1, ymm6);
             ymm7 = _mm256_fmadd_pd(ymm4, ymm1, ymm7);
              ymm8 = _mm256_fmadd_pd(ymm5, ymm1, ymm8);
              ymm9 = _mm256_fmadd_pd(ymm2, ymm1, ymm9);
              ymm3 = mm256 loadu pd(&input[j+20]);
              ymm6 = _mm256_fmadd_pd(ymm4, ymm1, ymm6);
              ymm7 = _mm256_fmadd_pd(ymm5, ymm1, ymm7);
              ymm8 = _mm256_fmadd_pd(ymm2, ymm1, ymm8);
              ymm9 = _mm256_fmadd_pd(ymm3, ymm1, ymm9);
              ymm4 = mm256 loadu pd(&input[j+24]);
              ymm6 = _mm256_fmadd_pd(ymm5, ymm1, ymm6);
              ymm7 = _mm256_fmadd_pd(ymm2, ymm1, ymm7);
              ymm8 = _mm256_fmadd_pd(ymm3, ymm1, ymm8);
              ymm9 = _mm256_fmadd_pd(ymm4, ymm1, ymm9);
```

Figure 1: The kernel code of Motion Blur

```
ymm9 = _mm256_fmadd_pd(ymm3, ymm1, ymm9);
ymm4 = _mm256_loadu_pd(&input[j+24]);
ymm6 = _mm256_fmadd_pd(ymm5, ymm1, ymm6);
ymm7 = _mm256_fmadd_pd(ymm2, ymm1, ymm7);
ymm8 = _mm256_fmadd_pd(ymm3, ymm1, ymm8);
ymm9 = _mm256_fmadd_pd(ymm4, ymm1, ymm9);
ymm2 = _mm256_loadu_pd(&input[j+64]);
ymm3 = _mm256_loadu_pd(&input[j+68]);
ymm4 = _mm256_loadu_pd(&input[j+72]);
ymm5 = _mm256_loadu_pd(&input[j+76]);
ymm10 = _mm256_fmadd_pd(ymm2, ymm0, ymm10);
ymm11 = _mm256_fmadd_pd(ymm3, ymm0, ymm11);
ymm12 = _mm256_fmadd_pd(ymm4, ymm0, ymm12);
ymm13 = _mm256_fmadd_pd(ymm5, ymm0, ymm13);
ymm2 = _mm256_loadu_pd(&input[j+80]);
ymm10 = _mm256_fmadd_pd(ymm3, ymm1, ymm10);
ymm11 = _mm256_fmadd_pd(ymm4, ymm1, ymm11);
ymm12 = mm256 fmadd pd(ymm5, ymm1, ymm12);
ymm13 = _mm256_fmadd_pd(ymm2, ymm1, ymm13);
ymm3 = _mm256_loadu_pd(&input[j+84]);
ymm10 = _mm256_fmadd_pd(ymm4, ymm1, ymm10);
ymm11 = _mm256_fmadd_pd(ymm5, ymm1, ymm11);
ymm12 = _mm256_fmadd_pd(ymm2, ymm1, ymm12);
ymm13 = _mm256_fmadd_pd(ymm3, ymm1, ymm13);
ymm4 = _mm256_loadu_pd(&input[j+88]);
ymm10 = _mm256_fmadd_pd(ymm5, ymm1, ymm10);
ymm11 = _mm256_fmadd_pd(ymm2, ymm1, ymm11);
ymm12 = _mm256_fmadd_pd(ymm3, ymm1, ymm12);
ymm13 = _mm256_fmadd_pd(ymm4, ymm1, ymm13);
```

Figure 2: The kernel code of Motion Blur cont.

# b. Edge (Zijie Huang & Yueze Cao):

In our last report, we had not yet finalized the design of the kernel of Edge. Similar to Motion Blur we are incorporating Fused Multiply-Add (FMA) operations in this kernel. In terms of register allocation, We are utilizing **2** SIMD registers for constants, **4** SIMD registers for inputs, and **8** SIMD registers for output. Finally, the size of the kernel is also **40**.

```
19  ymm0 = broadcast - 1;
20 ymm1 = broadcast 8;
22 ymm2 = load pd input0;
    ymm3 = load pd input1;
    ymm4 = load_pd input2;
    ymm5 = load_pd input3;
ymm7 = FMA(ymm0, ymm2, ymm7);
ymm8 = FMA(ymm0, ymm3, ymm8);
29 ymm9 = FMA(ymm0, ymm4, ymm9);
30 ymm10 = FMA(ymm0, ymm5, ymm10);
    ymm2 = load_pd input4;
34 ymm7 = FMA(ymm0, ymm3, ymm7);
                                      // ADD directly above (first output row)
ymm8 = FMA(ymm0, ymm4, ymm8);
36 ymm9 = FMA(ymm0, ymm5, ymm9);
37 ymm10 = FMA(ymm0, ymm2, ymm10);
    ymm3 = load pd input5;
41 ymm7 = FMA(ymm0, ymm4, ymm7);
42 ymm8 = FMA(ymm0, ymm5, ymm8);
43 ymm9 = FMA(ymm0, ymm2, ymm9);
44 ymm10 = FMA(ymm0, ymm3, ymm10);
    ymm2 = load pd input6;
    ymm3 = load pd input7;
    ymm4 = load_pd input8;
49  ymm5 = load pd input9;
```

Figure 3: The kernel pseudo code of Motion Blur

```
ymm5 = load pd input9;
ymm7 = FMA(ymm0, ymm2, ymm7);
ymm8 = FMA(ymm0, ymm3, ymm8);
ymm9 = FMA(ymm0, ymm4, ymm9);
ymm10 = FMA(ymm0, ymm5, ymm10);
ymm11 = FMA(ymm0, ymm2, ymm11);
ymm12 = FMA(ymm0, ymm3, ymm12);
ymm13 = FMA(ymm0, ymm4, ymm13);
ymm14 = FMA(ymm0, ymm5, ymm14);
ymm2 = load_pd input10;
ymm7 = FMA(ymm1, ymm3, ymm7);
ymm8 = FMA(ymm1, ymm4, ymm8);
ymm9 = FMA(ymm1, ymm5, ymm9);
ymm10 = FMA(ymm1, ymm2, ymm10);
                                   // ADD directly above (second output row)
ymm11 = FMA(ymm0, ymm3, ymm11);
ymm12 = FMA(ymm0, ymm4, ymm12);
ymm13 = FMA(ymm0, ymm5, ymm13);
ymm14 = FMA(ymm0, ymm2, ymm14);
ymm3 = load pd input11;
ymm7 = FMA(ymm1, ymm4, ymm7);
ymm8 = FMA(ymm1, ymm5, ymm8);
ymm9 = FMA(ymm1, ymm2, ymm9);
ymm10 = FMA(ymm1, ymm3, ymm10);
ymm11 = FMA(ymm0, ymm4, ymm11);
ymm12 = FMA(ymm0, ymm5, ymm12);
ymm13 = FMA(ymm0, ymm2, ymm13);
ymm14 = FMA(ymm0, ymm3, ymm14);
ymm2 = load pd input12;
ymm3 = load pd input13;
ymm4 = load_pd input14;
ymm5 = load_pd input15;
```

Figure 4: The kernel pseudo code of Motion Blur cont.

```
ymm7 = FMA(ymm0, ymm2, ymm7); // ADD lower left (first output row)
     ymm8 = FMA(ymm0, ymm3, ymm8);
      ymm9 = FMA(ymm0, ymm4, ymm9);
      ymm10 = FMA(ymm0, ymm5, ymm10);
     ymm11 = FMA(ymm0, ymm2, ymm11);
     ymm12 = FMA(ymm0, ymm3, ymm12);
     ymm13 = FMA(ymm0, ymm4, ymm13);
     ymm14 = FMA(ymm0, ymm5, ymm14);
     ymm2 = load_pd input16;
      ymm7 = FMA(ymm0, ymm3, ymm7); // ADD directly below (first output row)
     ymm8 = FMA(ymm0, ymm4, ymm8);
     ymm9 = FMA(ymm0, ymm5, ymm9);
      ymm10 = FMA(ymm0, ymm2, ymm10);
     ymm11 = FMA(ymm1, ymm3, ymm11);
     ymm12 = FMA(ymm1, ymm4, ymm12);
      ymm13 = FMA(ymm1, ymm5, ymm13);
     ymm14 = FMA(ymm1, ymm2, ymm14);
     ymm3 = load pd input17;
     ymm7 = FMA(ymm0, ymm4, ymm7); // ADD lower right (first output row)
     ymm8 = FMA(ymm0, ymm5, ymm8);
     ymm9 = FMA(ymm0, ymm2, ymm9);
     ymm10 = FMA(ymm0, ymm3, ymm10);
     ymm11 = FMA(ymm0, ymm4, ymm11);
120 ymm12 = FMA(ymm0, ymm5, ymm12);
     ymm13 = FMA(ymm0, ymm2, ymm13);
      ymm14 = FMA(ymm0, ymm3, ymm14);
     ymm2 = load pd input18;
     ymm3 = load_pd input19;
     ymm4 = load pd input20;
     ymm5 = load_pd input21;
      ymm11 = FMA(ymm0, ymm2, ymm11);
     ymm12 = FMA(ymm0, ymm3, ymm12);
     ymm13 = FMA(ymm0, ymm4, ymm13);
     ymm14 = FMA(ymm0, ymm5, ymm14);
```

Figure 5: The kernel pseudo code of Motion Blur cont.

Figure 6: The kernel pseudo code of Motion Blur cont.

# c. Rotate and Zoom (Yueze Cao & Ningyan Zhang):

In our previous design we used too many registers for storing constants when computing. However, considering the rotate and zoom algorithm is not dealing with the content of the matrix, we only have to manipulate the index so we store the content of the new index into the old index's content.

# Figure 7: Kernel design for Rotate & Zoom (FMA)

Now, our design has **12** SIMD registers holding outputs, **2** SIMD registers holding input, and **2** SIMD registers holding constants. To compute the new coordinate index, the input registers will be reused all the time and followed by FMA instructions to get the new value of x, y. However, in order to return a valid coordinate since the algorithm may compute the index out of the range **(0, WIDTH)**. We have to use the SIMD compare and add to set the content of old x, y to be **zero** if new x, y are out of range. As shown in the figure, all the outputs will be compared and reset with the WIDTH, then again with 0.

```
ymm0 = _mm256_set1_pd(WIDTH);
ymm1 = _mm256_cmp_pd(ymm4, ymm0, _CMP_LT_00);
ymm2 = _mm256 _cmp_pd(ymm5, ymm0, _CMP_LT_0Q);
ymm3 = _mm256_cmp_pd(ymm6, ymm0, _CMP_LT_00);
ymm4 = _mm256_and_si256(ymm1,ymm4);
ymm5 = _mm256_and_si256(ymm2,ymm5);
ymm6 = _mm256_and_si256(ymm3,ymm6);
ymm1 = _mm256 _cmp_pd(ymm7, ymm0, _CMP_LT_0Q);
ymm2 = _mm256 _cmp_pd(ymm8, ymm0, _CMP_LT_0Q);
ymm3 = _mm256 _cmp_pd(ymm9, ymm0, _CMP_LT_00);
ymm7 = _mm256_and_si256(ymm1, ymm7);
ymm8 = _mm256_and_si256(ymm2,ymm8);
ymm9 = _mm256_and_si256(ymm3,ymm9);
ymm1 = _mm256_cmp_pd(ymm10, ymm0, _CMP_LT_0Q);
ymm2 = _mm256_cmp_pd(ymm11, ymm0, _CMP_LT_0Q);
ymm3 = _mm256_cmp_pd(ymm12, ymm0, _CMP_LT_0Q);
ymm10 = _mm256_and_si256(ymm1,ymm10);
ymm11 = _mm256_and_si256(ymm2,ymm11);
ymm12 = _mm256_and_si256(ymm3,ymm12);
ymm1 = _mm256_cmp_pd(ymm13, ymm0, _CMP_LT_0Q);
ymm2 = _mm256_cmp_pd(ymm14, ymm0, _CMP_LT_00);
ymm3 = mm256_cmp_pd(ymm15, ymm0, _CMP_LT_0Q);
ymm13 = _mm256_and_si256(ymm1,ymm13);
ymm14 = _mm256_and_si256(ymm2,ymm14);
ymm15 = _mm256_and_si256(ymm3,ymm15);
ymm0 = _mm256_set1_pd(0);
```

Figure 8: Kernel design for Rotate & Zoom (CMP & AND)

Since each time 12 SIMD outputs will be computed, and each output contains two new coordinates (x1, y1, x2, y2), we need to store the outputs into a

temporary array and using the index reference to get the pixel value from that new coordinate then store the value to the old index's content.

```
double result[48];
_mm256_storeu_pdiresult + 4, ymm5);
_mm256_storeu_pdiresult + 4, ymm5);
_mm256_storeu_pdiresult + 4, ymm6);
_mm256_storeu_pdiresult + 16, ymm6);
_mm256_storeu_pdiresult + 12, ymm7);
_mm256_storeu_pdiresult + 16, ymm8);
_mm256_storeu_pdiresult + 20, ymm9);
_mm256_storeu_pdiresult + 24, ymm10);
_mm256_storeu_pdiresult + 28, ymm11);
_mm256_storeu_pdiresult + 36, ymm12);
_mm256_storeu_pdiresult + 36, ymm13);
_mm256_storeu_pdiresult + 44, ymm15);

ymm4 = _mm256_storeu_pdiresult + 44, ymm15);

ymm5 = _mm256_storeu_pdiresult + 44, ymm15);

ymm6 = _mm256_storeu_pdiresult + 44, ymm15];

ymm6 = _mm256_storeu_pdiresult + 44, ymm15];

ymm7 = _mm256_storeu_pdiresult + 44, ymm15];

ymm8 = _mm256_storeu_pdiresult + 44, ymm16];

ymm256_storeu_pdiresult + 44, ymm16];

ymm256_storeu_pdiresult + 44, ymm16];

ymm256_storeu_pdiresult + 44, ymm26];

ymm256_storeu_pdiresult + 44, ymm26, ymm26];

ymm256_storeu_pdiresult + 44, ymm26, ymm26];

ymm256_storeu_pdiresult + 44, ymm26, ymm26,
```

Figure 9: Kernel design for Rotate & Zoom (Store)

# 2. Memory Hierarchy Design:

### a. Motion Blur:

The algorithm for Motion Blur involves using half of the RGB values of a pixel, combined with half of the average of the RGB values from the next three pixels to calculate the new RGB value for a pixel. Simply put, it can be expressed as: r0' = (r0/2) + ((r1 + r2 + r3)/3)/2. In this context, utilizing the original pixel arrangement poses a challenge for SIMD FMA operations. Therefore, it becomes necessary to preprocess and rearrange the original image pixels to create a new intermediate layout. Our approach splits 4 adjacent pixels across 4 SIMD registers, rather than placing these four consecutive pixels within a single SIMD. This preprocessing technique will result in a matrix that is more conducive to SIMD operations, facilitating an efficient computational process for the Motion Blur algorithm.

b. Edge: The Edge algorithm also necessitates computations involving the RGB values of surrounding pixels. Simplified, the formula can be articulated as: r4' = 8 \* r4 - r0 - r1 - r2 - r3 - r5 - r6 - r7 - r8. Similarly, we can apply the preprocessing technique used in the Motion Blur algorithm. This involves distributing the pixels to create a new intermediate layout. By scattering the pixel points in this manner, we can leverage the pixels surrounding the red box (**Figure 10**) to ultimately compute the value of the pixel within the red box.

```
* @brief This function pre-processes the image for motion blur by shuffling and permuting the pixels.
         @param input The image before pre-processing.
         @param output The image after pre-processing.
       * @param numPixels The number of pixels of the input the image.
119 void pre process_blur(double* input, double* output, int numPixels) {
         __m256d ymm0, ymm1, ymm2, ymm3;
         __m256d ymm4, ymm5, ymm6, ymm7;
          __m256d ymm8, ymm9, ymm10, ymm11;
         for (int i = 0; i < (4 * (1 + (numPixels - 16) / 4)); <math>i += 4) {
             ymm0 = _mm256_setzero_pd(); ymm1 = _mm256_setzero_pd();
             ymm2 = _mm256_setzero_pd(); ymm3 = _mm256_setzero_pd();
             ymm4 = _mm256_setzero_pd(); ymm5 = _mm256_setzero_pd();
             ymm6 = _mm256_setzero_pd(); ymm7 = _mm256_setzero_pd();
             ymm8 = _mm256_setzero_pd(); ymm9 = _mm256_setzero_pd();
             ymm10 = _mm256_setzero_pd(); ymm11 = _mm256_setzero_pd();
             ymm0 = _mm256_loadu_pd(&input[i]);
             ymm1 = _mm256_loadu_pd(&input[i+4]);
             ymm2 = _mm256_loadu_pd(&input[i+8]);
             ymm3 = _mm256_loadu_pd(&input[i+12]);
             ymm4 = _mm256_permute2f128_pd(ymm0, ymm2, 0x20);
             ymm5 = _mm256_permute2f128_pd(ymm1, ymm3, 0x20);
             ymm6 = _mm256_permute2f128_pd(ymm0, ymm2, 0x31);
             ymm7 = _mm256_permute2f128_pd(ymm1, ymm3, 0x31);
             ymm8 = _mm256_shuffle_pd(ymm4, ymm5, 0x0);
             ymm9 = _mm256_shuffle_pd(ymm4, ymm5, 0xf);
             ymm10 = _mm256_shuffle_pd(ymm6, ymm7, 0x0);
             ymm11 = _mm256_shuffle_pd(ymm6, ymm7, 0xf);
             mm256 storeu pd(&output[i*4], ymm8);
             _mm256_storeu_pd(&output[i*4+4], ymm9);
             _mm256_storeu_pd(&output[i*4+8], ymm10);
              _mm256_storeu_pd(&output[i*4+12], ymm11);
```

Figure 10: The code of Intermediate layout

```
// Preprocess(permute + shuffle)
r0 r4 r8 r12(input0) r1 r5 r9 r13(input1) r2 r6 r10r14(input2) r3 r7 r11r15(input3) r4 r8 r12r16(input4) r5 r9 r13r17(input5)
r20r24r28r32(input6) r21r25r29r33(input7) r22r26r30r34(input8) r23r27r31r35(input9) r24r28r32r36(input10) r25r26r33r37(input11)
r40r44r48r52(input12) r41r45r49r53(input13) r42r46r50r54(input14) r43r47r51r55(input15) r44r48r52r56(input16) r45r46r53r57(input17)
r60r64r68r72(input18) r61r65r69r73(input19) r62r66r70r74(input20) r63r67r71r75(input21) r64r68r72r76(input22) r65r66r73r77(input23)
```

Figure 11: The intermediate layout of Edge

### c. Rotate and Zoom:

Unlike Edge and Blur, rotate and zoom only need to deal with the index itself with some constant each time. Between each element, all the operations are independent of each other and we don't need to change the content. We simply want to speed up the process of multiplication and comparison. The input is only the index.

### 3. Performance Plots:

### a. Motion Blur

### Bottle neck:

The bottleneck of motion blur is FMA instruction, which should theoretically have a peak of 16. However, the performance is around **11.** We believe this issue is linked to the underutilization of registers, as there are two registers that remain unused within the kernel. This suggests an opportunity for optimization by fully leveraging all available registers, potentially enhancing the kernel's performance.

### **Performance Plot:**




Figure 12: Performance plot for Motion Blur

# b. Rotate and Zoom

## **Bottleneck:**

We consider the SIMD FMA operation to be the bottleneck, whose theoretical peak is 16. However, as shown in the figure, the peak performance is only 10. In our kernel design, SIMD CMP, ADD, and SET all become a major issue to let the performance go down. We are still working on the kernel design for this one to try to reduce and avoid SIMD computations other than FMA.

# **Performance Plot:**




Figure 13: Performance plot for Rotate & Zoom