


Digital Logic & Design

Dr. Waseem Ikram

Lecture 06



NOR Universal Gate

Input		Output
A	B	F
0	0	0
0	1	1
1	0	1
1	1	1







NOR Universal Gate

Input		Output
A	B	F
0	0	0
0	1	0
1	0	0
1	1	1





NAND-NOR Universal Gate



XOR Gate

- 1 output
- 2 inputs
- Multiple inputs




XOR Gate function

Input		Output
A	B	F
0	0	0
0	1	1
1	0	1
1	1	0



$$F = A \oplus B$$

XOR Gate Timing Diagram



XNOR Gate

- 1 output
- 2 inputs
- Multiple inputs




XNOR Gate function





Input		Output
A	B	F
0	0	1
0	1	0
1	0	0
1	1	1

$$F = \overline{A \oplus B}$$

XNOR Gate Timing Diagram



Logic Gate Integrated Circuits



Logic Gate Integrated Circuits

