Introduction to Programming the PlayStation®2

Fundamental Concepts

This document contains confidential and restricted information and is covered by the terms of your Non-Disclosure Agreement. All information contained herein is subject to change without notice. Sony Computer Entertainment Europe accepts no responsibility for any inadvertent errors, omissions or misprints contained in this document. This document is for information purposes only. Its contents do constitute any change to contractual arrangements between SCEE and individual Developers. Do not re-distribute under any circumstances.

Sony Computer Entertainment Europe is a division of Sony Electronic Publishing Ltd. "PlayStation" and it's associated logos are registered trademarks of Sony Corporation Inc. Adobe, Acrobat are registered trademarks of Adobe Systems Incorporated. Microsoft, MS-DOS are registered trademarks and Windows is a trademark of Microsoft Corporation. Pkzip, Pkunzip are copyright of PKWARE, Inc.

Contents

CONTENTS	2
ABOUT THIS DOCUMENT	5
DOCUMENT ORGANISATION	5
VERSION HISTORY	6
SECTION A – SETTING UP	7
Support websites and newsgroups	
Preparing the TOOL	
Connecting to a TV.	
Connecting to the network	
Configuring the TOOL	
INSIDE THE TOOL	
OBTAINING THE DEVELOPMENT TOOLS	
INSTALLING THE TOOLS	
Setting up the paths	
Layout of the development tools	
INCREMENTAL LIBRARY UPDATES	
COMMUNICATING WITH THE TOOL	
AUTOMATICALLY SPECIFYING THE TOOL IP ADDRESS	
CHANGING THE FLASH ROM IN THE TOOL	
COMPILING AND RUNNING THE SAMPLES.	
Compiling EE samples	
Compiling IOP samples	
Running the samples	
ABOUT THE COMPILERS	
WHERE TO GO FROM HERE	13
Troubleshooting	13
SECTION B - INSIDE THE BLACK BOX	15
SPU2	15
IOP	
GS	
EE	16
EE core	17
Vector Units	17
DMAC	18
VIF	
GIF	
SPR	
SUMMARY	
WHAT TO DO NOW	
PS2 Shell	
Aprobe	
Sulpha	20
SECTION C - THE TOOL CHAIN	21
COMPILING AND RUNNING AN EE PROGRAM	21
RUNNING THE PROGRAM	21
THE OUTPUT IN DETAIL	
More about dsedb	
Using dsidb	
USING EE-DVP-AS	
Is it necessary to know assembly language to program the PS2?	
BOOKS ABOUT MIPS PROGRAMMING	24

SECTION D - EXAMPLE 1 – FIRST STEPS	25
ARCHITECTURE AND FLEXIBILITY	
DISPLAYING A POLYGON ONTO THE SCREEN	
FUNDAMENTALS	
General overview.	
DMA	
GS and GIF	
GIF tags	
EOP bit	
Example 1 - Walkthrough	
GIF tag structure	
FLG field	
NLOOP, NREG and REGISTER LIST fields	
GS co-ordinate system	
GS register queues	
SUMMARY	
QUESTIONS AND PROBLEMS	37
SECTION E - EXAMPLE 2 – DMA TAGS AND PACKED MODE	39
Example 2 - WalkthroughDMA tags	
What the GIF receives	
GIF PACKED MODE	
Why use PACKED mode?	
More about the REGISTER LIST	
SUMMARY	
QUESTIONS AND PROBLEMS	40
SECTION F - EXAMPLE 3 – VU MACROMODE	47
HOW THE PROGRAM WORKS	47
C PROGRAM WALKTHROUGH	
Triangle strips and fans	
A CLOSER LOOK AT THE TRANSFORMATION MATRICES	
World To Camera matrix	
Camera To Screen Matrix	
A CLOSER LOOK AT THE VU0 LIBRARY	
Add vector	
Float to integer	
Scale vector	
Multiply a vector by a matrix	
SUMMARY	
QUESTIONS AND PROBLEMS	
SECTION G - EXAMPLE 4 – VU MICROCODE	59
ACCESSING VU0 MEMORY	59
WALKTHROUGH – VU PROGRAM	
Hardcoding addresses	62
WALKTHROUGH – C PROGRAM	
SUMMARY	
VCL	65
QUESTIONS AND PROBLEMS	
SECTION H - EXAMPLE 5 – THE VIFS	66
VIF codes	
HOW THE PROGRAM WORKS	
WALKTHROUGH – VU ASSEMBLER SOURCE	
TTE bitWALKTHROUGH – C PROGRAM	
Uncached memory access	/1

VIF FIFO	
SUMMARY	73
SECTION I - EXAMPLE 6 – VU1 MICROMODE	74
Example 6 – VU assembler walkthough	
EOP bit	
Using the EOP to suppress path switches	75
EXAMPLE 6 – C PROGRAM WALKTHROUGH	
SUMMARY	76
SECTION J - EXAMPLE 7 – FIELD & FRAME MODE	77
TELEVISION FIELDS	77
Field/Frame based drawing	
Frame mode	
Half Pixel Offset	81
WALKTHROUGH	82
SUMMARY	82
SECTION K – EXAMPLE 8 – CONTROLLERS AND CONSOLE	84
Walkthrough	84
EXAMINING THE STATE OF THE BUTTONS	84
SUMMARY	84
SECTION L – MORE ABOUT THE SYSTEM	85
SIF AND THE SIF LIBRARIES	85
EE AND IOP KERNEL REPLACEMENT	86
Integer Types	86
ALIGNMENT	
FLOATING POINT	
short-double	
PACKET LIBRARIES	
DMA DEBUG LIBRARY	88
CONCLUSION	89
GLOSSARY	90

About this document

This document is aimed at new PlayStation 2 programmers. It assumes the reader knows about most of the concepts involved with console games development, like double buffering graphics and C compiling. It is beneficial if the reader has had some experience with assembly language.

It is assumed the reader has had at least a cursory look through the hardware manuals that come with the development kit, or downloaded from the support website.

This document is archived with 8 example programs. It will be useful for the reader to have access to the source code of these examples whilst reading this document.

Document organisation

This document is split into various Sections.

Section A is concerned with the development kit setup.

Section B contains an overview of the architecture.

Section C is about the tool chain and how to use it.

The document then attempts to explain the various components of the system, and how they are used to build programs. Examples are used which perform simple tasks (like putting a polygon on the screen), and the concepts in each example are built upon in later examples.

The source code for each example is contained in Appendix I.

Section D - Example 1 puts 2 polygons on the screen. It introduces the concepts of GIF tags, REGLIST mode and DMA lists.

Section E - Example 2 performs the same task. It introduces DMA tags and the GIF's PACKED mode.

Section F - Example 3 rotates a 3D square on the screen. It introduces the VU0 macromode library, and various VU0 concepts.

Section G - Example 4 uses a VU0 micromode program to perform the 3D calculations. It introduces VU programming and the ee-dvp-as assembler.

Section H - Example 5 introduces the VIFs, and uses VIF0 and the DMA to upload and activate a VU0 microprogram.

Section I - Example 6 performs the same task, except it uses VU1 to perform the calculations and create the GS packets. It introduces PATH1 and the XGKICK instruction.

Section J - Example 7 performs the same task as example 6, except that is uses half the VRAM using Frame based drawing instead of Field based drawing.

Section K - Example 8 introduces an interactive element. It gets controllers working, and shows how to display textual debugging information on the TV screen.

Section L wraps up some loose ends regarding PS2 development, and discusses what other areas of development could be explored next.

Appendix I contains full listings of the source code to all examples.

Version history

1.10

• Marc O'Morian - Added PS2 Shell Library support to sample programs

1.00

- Added much more information about the transformation matrices, and made it clear that sceVu0MulMatrix does not do what the docs say it does.
- Fixed a problem in example 5 where the program continued without the VIF FIFO being clear.
- Added references to VCL.

0.98

• Clarified that there is no longer a "Part 2" to this document.

0.97

- Rewrote the section on matrices in Section F. The matrix maths was incorrect.
- The vertex/UV/ST queues are not independent of each other. This has been clarified.

0.96

• James Russell - First release.

Section A – Setting up

You will need the following to program the PlayStation 2.

• A DTL-T10000 development kit.


This is commonly referred to as a TOOL, T10000, T10K or devkit. We'll refer to it as a TOOL. This is the big black box that looks like an oversized upright PlayStation 2. The TOOL will be connected to a TV so you can see its output, and to an Ethernet network so that programs can be uploaded programs to its memory. The TOOL uses TCP/IP to communicate with other computers on the network. You do not work at the TOOL in the same way you would work at a PC. Instead, you compile programs on a development PC, and then upload them to the TOOL over the network.

• A development PC.

Programs are written and compiled on a development PC, then uploaded over the network to the TOOL. The compilers that are supplied by Sony Computer Entertainment (SCE) are all Linux based. 3rd party solutions such as "Pro-DG" by SN Systems and "Codewarrior" by Metrowerks run in a Windows environment. For the SCE Linux tools, we recommend RedHat Linux v7.1 and above. This can be obtained from www.redhat.com.

• Development software.

SCE supplies the standard toolset, which run on Linux. For the examples in this document, it is assumed that the Linux tools are used. The latest versions can be obtained from the support website. The addresses are www.ps2-pro.com for SCEE region developers (Europe/Oceania) and www.devnet.scea.com for SCEA (Northern America) and SCEE developers.



Support websites and newsgroups

Each region of SCE has a support website, and SCEA/SCEE have unified private newsgroups.

The European Developer Support (PAL television territories including Europe and Australasia) site is located at www.ps2-pro.com and the newsgroups are located at news.ps2-pro.com. Both of these sites are SSL secure, so you will need a SSL capable browser to access them. To obtain a company-wide username/password, please email webmaster@ps2-pro.com.

The North American Developer Support site is located at www.ps2-pro.com and the newsgroups are at news.ps2-pro.com. Both of these sites are SSL secure, so you will need a SSL capable browser to access them. To obtain a company-wide username/password, please email webmaster@ps2-pro.com.

Preparing the TOOL

Connecting to a TV

Connect a television to the development kit via the AV Multi Out socket. This is the same socket used on the back of the PlayStation and PlayStation 2. It can connect the TOOL to a variety of TV output formats, including composite, S-Video, component and RGB.

Use RGB if possible, as it will give you the best possible signal. If your television does not have RGB input (many US and Japanese TVs do not), then use Component video or S-Video, as these are also high quality. However, it can be useful to test graphic designs using composite (the single plug for video and 2 plugs for audio), as this is the format most consumers use to connect the PlayStation 2 to their televisions. The quality varies greatly between output formats. This is the fault of the underlying PAL/NTSC transmission standards rather than PlayStation 2 hardware.

The TOOL can output either a NTSC or PAL signal. NTSC is used in the US and Japan, and PAL is used in Europe and Australasia. When you are running programs on the TOOL, the program calls a function that sets the type of signal (NTSC or PAL) used for output.

When the TOOL boots up, it displays an information screen on the TV. By default, the TOOL outputs an NTSC signal. Most modern TVs in Europe can handle PAL and NTSC, so if you are connecting by RGB or S-Video, the TV will display the colours and refresh rate correctly. If you are connecting to a PAL TV by other means, the picture will be in black and white for NTSC output, and may require vertical hold adjustment. You can switch the default output of the initial TOOL boot-up screen to PAL by changing a dip switch on the back of the TOOL. Consult the TOOL manual for details.

Connecting to the network

Connect your TOOL to the network via the Ethernet port on the back of the machine, and turn on the main power supply switch at the back. Then press and hold the power button on the top left of the TOOL for a second or two, until the machine beeps and the green light turns on. The TOOL is booting.

By default, the TOOL will attempt to obtain an IP address via DHCP (Dynamic Host Configuration Protocol). This may take some time. If it does not find a DHCP server or does not successfully negotiate an IP address, then its IP address will be set to the default (192.168.0.10). In this case, booting may take a few minutes. When the TOOL has completed booting, the TV screen will display its current IP address and other host information.

Configuring the TOOL

The TOOL runs a webserver that manages a web-based interface for configuring the TOOL and upgrading the software inside it. Enter the IP address of the TOOL into the location field of a web browser. For example, if your TOOL displays 192.168.0.10 as the IP address, enter "http://192.168.0.10/" into the location field. If you wish the TOOL to have a static IP address, you can use the web interface to set this address.

If you cannot contact your TOOL over the network, this may be because it is not on the same subnet as the rest of your network. Temporarily change your PC's IP address to one that is on the same subnet (e.g. if the TOOL displays an IP address of 192.168.0.10, change your PC's IP address to 192.168.0.1).

Complete details about TOOL setup are covered in the manual that comes with it. The rest of the document assumes that the TOOL has been assigned an IP address that your development PC can connect to. It is helpful for your system administrator to assign the TOOL a DNS hostname, so you do not have to remember the TOOL's IP address.

Inside the TOOL

The TOOL contains two computers. The first is a PlayStation 2 with 128MB of RAM for the EE processor and 8MB of RAM for the IOP processor. It runs a slightly different operating system to the consumer PS2, and its ROMs are re-flashable (that is, they are stored in non-volatile RAM and can be updated).

The second computer is a standard PC. This PC is running Linux, and is connected to an Ethernet card and the IOP. It runs a server called 'dsnetm' that receives and executes instructions via a proprietary protocol called deci2. This protocol is used for transferring programs and data between the IOP and your computer, and includes commands to start and debug programs.

The IOP on the TOOL is running an operating system that supports the deci2 protocol, and the Linux tools all use deci2 to communicate with the TOOL. This allows you to debug programs from your development PC.

You never need to log into the Linux PC on the TOOL. Development files (programs and data) are stored on the development PC, not the TOOL's PC hard disc. These files are transferred over the network to PlayStation 2 memory on the TOOL as required. No user data is ever stored on the TOOL's PC hard disc.

Newer versions of the TOOL may have a CD/DVD emulator and/or a PS2 hard disc. The CD/DVD emulator is a hard disc that emulates the seek/read times of a CD/DVD drive. User data is stored to this disc, then accessed as if it were a DVD drive. Similarly, the TOOL may also include a hard disc which is part of the PS2 broadband adapter. This hard disc is for use by PlayStation 2 applications, and therefore user data can be stored on it.

Obtaining the development tools

There are two parts to the standard development software:

- The development tools (compilers, assemblers, debuggers, and programs to communicate with the TOOL)
- The development libraries (for creating PS2 programs)

These are distributed in two separate archives (This is because the libraries are updated more often than the tools). The tools are distributed in an archive called the Tool Chain, and the libraries are distributed in an archive called the Tool Libraries.

Documentation is sometimes contained in other archives. This is because Developer Support puts the Japanese versions of the tools and libraries on the website as soon as they arrive, and the English translations follow as soon as they are available.

SCEA/SCEE website users can access the 'Runtime Libs' project, at https://www.devnet.scea.com/projects/t10k (also available in the 'Essential Projects' box to on the left of the page). This directory contains all the archives and documents you will need to get a basic development system running on Linux.

In this directory there are many files with a prefix like tc_160. This would be part of the Tool Chain, version 1.60. The other prefix may look like tlib_200. This is part of the Tool Library, version 2.00. The reason there are many files is because the archive is very large, and downloading many small pieces is less prone to error than downloading a single large file. Join the pieces together again with 'cat' (or MS-DOS copy on Windows) to re-create the original archive:

Archives are distributed in ".tgz" format (the extension can also be '.tar.gz'). This is a tar file that has been compressed with gzip. (A tar file is a way of combining many files into one big file, without compression. Gzip is a compression utility that works on single files only)

To extract a ".tgz" file, use a command like:

```
tar -C /usr/local -xvzf tc_160.tgz
```

This will extract the archive tc_160.tgz into the directory /usr/local. If you are using Windows, Winzip can decompress ".tgz" files.

Installing the tools

All development tools and libraries are contained under the directory /usr/local/sce. Unpack the latest tc_xxx.tgz and tlib_xxx.tgz files to /usr/local/:

```
tar -C /usr/local -xvzf tc_xxx.tgz
tar -C /usr/local -xvzf tlib_xxx.tgz
```

Setting up the paths

The executable tools lie in three different directories. You must add these to your shell path to be able to execute them from the command line. These directories are:

```
/usr/local/sce/bin
/usr/local/sce/ee/gcc/bin
/usr/local/sce/iop/gcc/bin
```

SCE TOOL communication programs EE compiler tools IOP compiler tools

You can add these to your current path using the command:

Put the appropriate command into your startup script so that this is performed every time you log in.

Read the setup files in /usr/local/sce/1st_read/ for more information.

There are two important microprocessors inside the PS2 called the EE and the IOP. Each of these chips has their own separate compilers, libraries and samples, and these are kept separately in the /usr/local/sce/ee and /usr/local/sce/iop directories respectively.

Layout of the development tools

/usr/local/sce/ - Everything related to PS2 development is stored under this directory.

- 1st_read This directory contains ReadMe files concerning how to set up your development environment, gcc (the compiler), changes since the last release, and other important information.
- bin All the Sony tools used to communicate with the TOOL.
- ee Compilers and samples for the EE processor.
- iop Compilers and samples for the IOP chip.
- common files that both the EE and IOP compilers need. This is mostly library header files.
- doc Some documentation is stored here (not all of it). This includes technical notes, kernel references, library references and information on how to use the Sony tools.
- rpm Stands for Redhat Package Manager, the file format used to install applications on RedHat Linux machines. The PC inside the TOOL runs Redhat Linux, and some of the software occasionally needs to be updated. This is the directory where those packages are stored, and the TOOL can be updated by using the web administration interface to transfer RPM files from this directory to the TOOL.
- too1s These tools are artist creation and manipulation tools, like sound/video processors or viewers.

/usr/local/sce/ee - Everything under this directory is concerned with the EE chip.

- gcc the compiler tools, manuals and standard include files for the EE.
- include the library header files for the PlayStation 2 specific libraries
- lib the PlayStation 2 development libraries.
- sample many different samples showing how to use the various components of the system
- src source code to a selected subset of the PlayStation 2 libraries

/usr/local/sce/iop — Everything under this directory is concerned with the IOP chip.

- gcc the compiler tools, manuals and standard include files for the IOP.
- install extra libraries and include files that must be copied to the correct directory when package is installed for the first time.
- modules IOP modules (the equivalent of IOP programs). Some of these are loaded as standard whenever the TOOL is reset.
- sample many different samples showing how to use the various components of the IOP.
- src source code to a selected subset of IOP modules.
- util Various utilities for IOP development.

Incremental library updates

Sometimes library releases are incremental. Instead of releasing the complete Tool Libraries archive to download again (which could be over 60 MB), only the changes are released.

For some releases, this may mean installing a new flash ROM (see below).

When an incremental release is obtained, ensure that all previous releases have been installed, and simply extract the new release into /usr/local/. It will add and replace the appropriate files.

Installing TOOL packages

The TOOL contains a PC that handles the network connections and allows development PCs to communicate with the PlayStation 2. It runs various servers and other support progams, and these sometimes need to be upgraded.

These packages will be contained in /usr/local/sce/rpm. The TOOL web administration interface can be used to install the packages. The package manager on the TOOL will use FTP to obtain new RPM files. Therefore it is necessary to have a FTP server set up so that the TOOL can connect to it and obtain the RPM.

The web interface will attempt to log in and obtain the RPM file. If you have trouble upgrading a package, it is probably an FTP problem. Try using FTP from another machine to manually obtain the RPM file, as this will give you a better indication of where the FTP process is failing.

There are some packages that usually need to be installed.

- dsnetm handles communication between the development tools and the PlayStation 2. The RPM is found in /usr/local/sce/rpm. You will get connection errors if the version of dsnetm currently installed is a lower version than what the Linux tools expect.
- gstool displays the initial boot up screen. If you encounter a black or blank screen instead of the IP address display when you first boot the TOOL, then this package needs to be upgraded. This can be difficult, as the IP address of the TOOL may be unknown! Contact Developer Support if this happens, as there are methods of finding the IP address of the TOOL if it is not displayed on the screen.
- pstool is the software that manages the web based administration.

Communicating with the TOOL

Once you have all the software installed and the execution paths set up, you should try contacting your TOOL over the network using the development tools. After your TOOL is configured with an IP address, try running the following:

```
dsiping -d x.x.x.x
```

(where x.x.x.x is the name or IP address of your TOOL). dsiping is in /usr/local/sce/bin, and is used to 'ping' the IOP to see if it is contactable.

You should see a display like "32 bytes from IOP: seq=0 time=0.711 ms". Press Control-C to exit.

Automatically specifying the TOOL IP address

All of the Sony development tools need to know the IP address of the TOOL they will connect to. You can specify the address to any 'ds...' command (dsedb, dsflash, etc) using the -d option, as used above in the dsiping example. For convenience, if you set the environment variable DSNETM with the IP address or DNS hostname of the TOOL, then you do not have to specify the address on the command line.

To set the DSNETM environment variable, use:

Example:

```
setenv DSNETM 192.168.0.10
```

In the examples below, it is assumed that the DSNETM variable is set appropriately, and therefore the examples do not explicitly specify the TOOL IP address to connect to.

Changing the flash ROM in the TOOL

The TOOL has a built-in ROM that contains the IOP and EE kernels. This ROM is "flashable", which means that it's possible to update the ROM inside the TOOL via the network. Generally, each new release of the tool libraries comes with a new flash ROM, which fixes bugs and adds functionality.

You need to make sure that your TOOL ROM is 'flashed' to the version most appropriate to the version of the tool libraries that you're using. If you've unpacked the tool library to /usr/local, you'll find the latest flash ROM file in the /usr/local directory. It will be called something like t10000-rel241.bin, which means it is appropriate for Runtime Libraries release 2.4.1.

To flash your TOOL, run the 'dsflash' program, passing the path to the appropriate ROM file as the argument.

It is VERY important that the flashing process is not interrupted. It is recommended that you inform colleagues before flashing the TOOL, as it is possible for someone to inadvertently interrupt the process. This may corrupt the ROM, rendering the TOOL unusable. Refer to the troubleshooting section below if this occurs.

Compiling and running the samples

Compiling EE samples

All samples for the EE are kept under /usr/local/sce/ee/sample. Change to this directory and type 'make'. This directory contains a Makefile that will recurse through all the sub directories and compile all the samples.

Compiling IOP samples

Some of the samples require IOP modules to work. To make IOP modules, you must change directory to /usr/local/sce/iop/sample, and enter every directory manually and type 'make'. Alternatively, you can type:

```
find /usr/local/sce/iop/sample -name Makefile|sed -e s/Makefile//|xargs -n 1 make -C
```

This will find any directories that have a Makefile, change directory to those directories, and run make.

Running the samples

To run EE programs, you use 'dsedb'. To test whether you can run a program on your TOOL, compile the EE samples, then:

```
dsedb -r run /usr/local/sce/ee/sample/vu1/hako/sample.elf
```

You should see a rotating cube on the screen. Press Ctrl-C to quit, and some debug information will be displayed, and you'll be returned to the shell command prompt.

About the compilers

Sony uses the free GNU tools to create PlayStation 2 software. (See www.gnu.org for more information on GNU tools). The compiler is called GCC (GNU C Compiler). It can also compile C++ and assembly language programs.

If you need information on the specifics of gcc or make (such as command line options and what they mean), then you can access online manuals at http://www.cl.cam.ac.uk/texinfodoc/dir.html . There are also info files in /usr/local/sce/ee/gcc/info. (Run info in this directory to access them)

Where to go from here

Now that you can load and run EE programs, you can begin learning about the system and how to program it. The next section discusses the architecture of the PS2.

If you want to run the other samples, you can load them in the same way that you loaded the hako sample (note that the filename of the .elf executable might be different for other samples). Some samples may require certain IOP modules to be compiled before they can be run.

If you have access to the support websites, then you'll be able to download many more samples that demonstrate different techniques on the PS2.

Troubleshooting

When I boot the TOOL, the TV only displays a black screen, not the IP address information screen.

If you can still ping the TOOL, then make sure the latest gstool package is installed. See Installing TOOL packages for more information.

The web administration interface cannot seem to obtain a list of available packages to install.

This is usually a network or FTP problem, rather than a problem with the TOOL. Try using the IP address of the FTP server where the RPMs are located instead of the name. Try manually FTPing the packages from another computer, using a client such as the DOS version of 'ftp', as this will give you a better idea of what the problem is.

We have forgotten our Web Administrator's password.

The TOOL will have to sent back to Developer Support for re-initialisation.

The TOOL has an IP address, but we cannot ping it.

There are two general causes. The first is physical – for reasons which are not clear, some TOOLs have problems communicating with PCs over Ethernet switches (not hubs). Try using a hub instead of a switch. The second is configuration, and is probably caused by the PC attempting the ping not being on the same subnet as the TOOL. Temporarily change the PC to be on the same subnet as the TOOL (i.e. set the first 3 numbers of the PC's IP address to that of the TOOL's). This will enable you to contact the TOOL over the web interface, allowing you to change the TOOL's IP address to something more suitable.

The development tools exit with an error about the version of dsnetm.

Install the latest version of the dsnetm RPM onto the TOOL. See "Installing TOOL packages."

The development tools exit with an error about the incorrect version of the flash ROM.

Flash the TOOL with the version of the flash ROM appropriate to the version of the development TOOLs you are using. See "Flashing the devkit" for more details.

When updating the flash ROM, the process was interrupted, and it is no longer possible to flash the ROM.


Contact Developer Support who will walk you through re-initialising the ROM.

Many errors are output when we try to compile the samples.

If you have problems compiling the samples, it is probably because the Makefiles expect the development libraries and header files to be in specific places. Make sure the development software is installed under /usr/local/sce. Also check your execution paths are set up correctly, so that the Makefiles are able to access the programs they need to compile the samples.

Section B - Inside the black box

This section covers the important aspects of the internal architecture of the PS2. Most of this is covered in more detail by the black EE overview manual shipped with your TOOL.



There are 4 microprocessors that are the most important components of the system, highlighted above in a darker shade. Each microprocessor has its own area of RAM so it can work independently of the others.

SPU₂

The SPU2 is the sound processor. It has 48 channel ADPCM (Adaptive Differential Pulse Code Modulation), which is a Sony proprietary compression format that reduces sound to a quarter of its original size. It contains 2 MB of RAM, and some PCM (i.e. raw uncompressed WAV) channels.

It is called SPU2 because it is essentially 2 copies of the original PlayStation SPU chip.

IOP

IOP stands for Input/Output Processor. It is the same as the original PlayStation R3000 MIPS chip. It runs at 37 MHz, and has 2MB of RAM. The TOOL version has 8MB.

The IOP handles all the input and output to the peripherals. These include the iLink port, the USB port, the memory cards, controllers, and the CD/DVD unit. For the TOOL version, it also handles all communication with the PC inside the TOOL. Any other chip that wants to communicate with an external peripheral must do so via the IOP. The IOP is the only way data can get in or out of the system. This means you can't load CD/DVD data directly into EE memory – it has to go through the IOP first.

The IOP has a custom pre-emptive multi-tasking operating system that it runs all the time. Unlike the original PlayStation, the developer does not have complete control of the processor. Instead, programs called 'modules' are created that run on the IOP. These have the file extension '.irx', and act like separate programs.

A typical module would be a USB device handler, or perhaps something as complex as a TCP/IP stack. You don't have low-level access to all the peripherals that are controlled by the IOP, so modules you write have to make calls to the IOP OS to handle these devices.

The IOP has its own special compiler. It's a version of GCC built to create standard R3000 code (the IOP is a modified MIPS R3000) and create files in the special modular .IRX format which the IOP OS expects.

The IOP is connected to the EE by a special separate bus called the SIF (Sub bus InterFace).

The GS (Graphics Synthesiser) is the very powerful graphics chip that has massive bandwidth to the EE and has a huge fill rate. It has 4MB of RAM that is stored onboard the chip, so it is much faster to access than normal memory. 4MB may not sound like much, but the phenomenal bandwidth of the GS means that you could transfer about 20MB of data to it per frame if you so desired.

The GS features Z-buffering, perspective correct textures, mip-mapping, anti-aliasing and bi/tri-linear filtering.

The GS is 'dumb' in that it has no built-in transform and lighting calculation abilities. The EE performs all transform and lighting calculations, then sends the GS the commands to draw the 2D polygons.


The frame buffers (the buffers that are used to draw/display a screen) and the Z-buffer are all stored in the 4MB of VRAM. There are a few techniques to minimise the amount of space these buffers require in order to leave more room for textures. Although the GS doesn't support compressed textures (apart from textures with palettes), there are multi-pass techniques that can be used to effectively compress textures.

The only chip that can directly access the GS is the EE.

EE

The EE (Emotion Engine) is the very powerful chip designed to do most of the work. The fact that it can only talk to the IOP, its own RAM and the GS, means it doesn't get interrupted much, and it can get on with its main job of running the main game loop and creating the graphics. The EE is the chip you'll probably spend the most time programming.

It has 32 MB of main RAM, as well as an instruction and data caches and 16KB of scratchpad RAM. The TOOL version has 128MB of main RAM. The EE is also directly connected to the GS, and is the only chip that can talk to the GS. This direct connection means that the EE can transfer data and commands to the GS at a massive rate (2GB/s).



This is a simplistic diagram of the EE. It is not complete, and does not show all the interconnections, but it does show the important components.

The EE is complex. It is comprised of a MIPS processor core, an Image Processing Unit (IPU) for helping decode JPEG images and MPEG streams, a Graphics InterFace (GIF) for talking to the GS, and two Vector Units, which are essentially two separate processors with their own RAM and assembly language. The Vector Units are where the power of the system lies, so they're very important to understand.

There are effectively 3 separate processors on the EE chip. Using these processors in parallel is the key to the power of the system.

EE core

The main processor on the EE the R5900 MIPS core (usually referred to as the EE core), a custom MIPS III architecture processor. This processor has 32 registers that are 128-bits wide each, and there are opcodes to operate on 32, 64 or 128 bits at a time. The instructions designed to operate on 128 bits are called the multimedia instructions, and are a non-standard part of the MIPS architecture.

The EE core is unusual in that it is the first MIPS processor to be superscalar. That is, there is more than one pipeline in the core, so it is possible for two consecutive instructions to travel through the pipeline side by side. This gives greater throughput and hence better performance.

The EE core has its own compiler (called ee-gcc), which is simply the standard MIPS gcc compiler modified to handle the extra custom 128 bit instructions.

The EE has a standard MIPS FPU (Floating Point Unit) to handle single precision (32-bit) floating point calculations. The EE core's FPU does not handle the bulk of floating point operations however, as these can be performed more efficiently with the Vector Units.

Vector Units

The other two processors embedded inside the EE are almost identical in design. These are the Vector Units (or VUs as they're more commonly referred to), called VU0 and VU1. The two Vector Units were each designed for slightly different purposes, so they differ in a few small ways. The VUs each have their own code and data memory, built into the EE.

The Vector Units are extremely powerful. They designed very similarly to the MIPS philosophy. That is, each instruction is very simple, and performed very quickly. There are instructions to move data between registers and VU memory, and there are instructions to perform calculations on data held in registers. There are no instructions that perform calculations on data stored in memory. Each VU cannot access the memory outside of its own VU memory.

A VU has thirty-two 128-bit registers, which each hold 4 single precision floating point values [representing X, Y, Z and W]. There are 4 floating point units in a VU that can all work in parallel on a register or registers. For example:

```
MUL.xyzw VF20, VF21, VF07
```

This instruction will multiply the 4 elements (X,Y,Z,W) of register VF07 by the 4 corresponding elements of register VF21, and put the result in register VF20. This is equivalent to performing:

```
VF20.x = VF21.x * VF07.x
VF20.y = VF21.y * VF07.y
VF20.z = VF21.z * VF07.z
VF20.w = VF21.w * VF07.w
```

Each VU also has an integer unit, which has 16 integer registers. These are usually used for holding pointers, indexing data in memory and storing loop counters.

Each vector unit can be programmed and run independently. VU0 has 4KB for code and 4KB for data. VU1 has 16KB for code and 16KB for data. Although they are functionally very similar, the connectivity of the units to the EE and the GS means they are suited to different jobs. VU1 is connected directly to the graphics chip, so it's main purpose is creating/transforming 3D polygons and sending draw lists to the GS. The VU0 is only connected to the EE (and the VU0 has less RAM than the VU1), so it's good for performing tasks like physics calculation or preparing matrices to send to the VU1.

The VUs are a little different to processors you may have seen in two important ways:

Firstly, they don't necessarily run all the time. Most processors never stop executing instructions once they start, even if that means they are just looping around waiting for some event. However, once a VU program is started, the VU program can halt itself, or can be halted by the EE core. Halting a VU program is just like putting it into suspended animation – it can be restarted externally and continue as if nothing had happened. This allows you to write VU programs that can be activated, left to process data and then halt, all while the EE core is performing other operations.

As an analogy, you can consider the VUs to be like an automatic washing machine. A load of washing [data] is put in, it's activated, and then the user goes and does something else. When the user [EE core] is ready and the washing machine has finished, they can take their newly processed washing [data] out, put a new load in, and set it off again. Just like a washing machine, if the user is still performing tasks when the VU finishes, it will simply halt, and the user can empty it at their leisure.

The second difference that you'll see very quickly if you look at any VU programs (extension '.dsm') is that there are two instructions on every line. This is because the VUs have Very Long Instruction Word (VLIW) architecture. The leftmost instruction is for the floating point units, and the rightmost instruction is for the integer unit. As each instruction uses a different unit, both can be executed at the same time. The left instructions do all the vector operations, and the integer units take care of more mundane tasks like branching and data indexing.

A VU program is created using the VU assembler (ee-dvp-as). This creates a binary file containing the VU microcode, which is transferred into EE RAM along with the main program. The DMAC can be used to upload programs and data to VU memory, and can also be used to activate VU programs.

DMAC

The DMAC is the DMA Controller. DMA stands for Direct Memory Access. The DMAC is an extremely important part of the EE, and it's very important to understand what it does and how it works.

Essentially, the DMAC copies data between EE main memory/scratchpad and other EE components. The DMAC can be considered to be a 'pigeonhole stuffer'. It reads a specified area or areas of memory, and stuffs them as fast as it can through a pigeonhole (interface) to an EE component. The component receives a continuous stream of data through its particular pigeonhole. (The DMAC can also work in reverse for some components, receiving data through the pigeonhole and placing it in memory)

The EE core sets up a DMA transfer by setting some memory mapped registers, then leaves the DMAC to perform the copying while it continues with other tasks.

There are 10 DMA channels, and each channel has a specific EE component that it talks to. Usually the source is main memory and the destination is an interface to another processor. The DMAC is the primary method of data transfer between EE memory and the IOP, VUs, and the GS.

For example, if you wanted to send data directly to the GS, you'd use channel DMA channel 2. This channel is specifically for moving data to and from the GIF, which is the EE component that talks to the GS. You'd tell the DMAC (by setting some registers) where your data was and how large it was, then activate the DMAC and your data would get transferred via the GIF to the GS. This data would probably contain some drawing commands for the GS.

The DMAC, at its simplest level, can be told the address/length of a set of data and a destination, and be left to transfer that data to its destination. However, it can also use special codes embedded in the data called "DMA tags" which are ways of automatically telling the DMAC to transfer multiple different areas of memory to a destination, all in one transfer with no EE core intervention.

The DMA can also be used to control a VU. If the transferred data has embedded codes called "VIF codes", these codes can be used to upload programs to the VUs, start those programs, and even force the DMA to stall until the VU program is complete. This allows you to send large streams of programs and data to the VUs - the DMA will 'feed' the VU with data until there's no more data to process, all without EE core intervention.

VIF

Each VU has a Vector Unit InterFace (VIF). This is the interface that the DMA sends data to when it wishes to transfer data to VU memory. By embedding special VIF codes in the data being transferred to the VIF, the VIF can perform certain operations including setting the address that the data goes to, decompressing data, stalling the transfer until the VU program is complete, or starting VU programs.

GIF

The GIF is the Graphics synthesiser InterFace. This component talks directly to the GS, and arbitrates between other EE components (such as VU1, VIF1 and the DMA) that wish to transfer data to the GS.

SPR

The SPR (Scratch Pad RAM) is 16KB of memory on the EE, that only the EE core and the DMAC have access to. It's useful because it's so fast (single cycle access). It can be better than a cache because access to it is explicit (unlike a cache), and therefore it can be faster to build certain structures on SPR rather than build them in main RAM.

Summary

The important components of the system have been covered.

- The SPU2 handles sound, and is controlled by the IOP.
- The IOP handles all peripherals. If the EE, GS or SPU2 require data from the CD or some other peripheral, they have to use the IOP to retrieve it for them.
- The GS holds the video memory and performs all the drawing functions.
- The EE is the powerful processor that creates and transforms the polygons, then sends them to the GS. It's also used to run the main game code.

To summarise the EE:

- It consists of many components, all of which can run in parallel.
- The EE core is a MIPS processor that can be considered the 'master' component of the EE (i.e. it controls the other components of the EE).
- The DMAC moves data around the EE and to other peripherals.
- The VUs can be considered separate processors that do the bulk of the floating point work.
- The VIF, SIF and GIF are interfaces to other peripherals. The VIF is the interface to the VUs, the SIF is the interface to the IOP, and the GIF is the interface to the GS.

What to do now

You will have received a set of large black manuals with your development kit. The latest versions of these are also available for download from the support websites. It is advised that you read the EE Overview manual, and glance over the PS2 library overviews in /usr/local/sce/doc/. There are other resources available on the developer website:

PS2 Shell

The Shell system complements the standard libraries by offering ready-made solutions to high-level programming tasks. It provides efficient solutions to the more common and tedious aspects of game development giving you more time to spend on writing the game itself.

Aprobe

AProbe is a Windows application for analysing data captured using the T15000 Performance Analyser (PA). Upon launching the application, you will be presented with the main application window. Aside from an area used for displaying the graphical views, this contains a number of optional windows used for showing various performance statistics and details.

Sulpha

Sulpha stands for Sound Utility for Low-level Performance and Hardware Analysis. It is a debug library which requires little or no code change to implement. It is completely transparent and offers the exact functionality of the LibSD libraries. It uses DECI2 to provide 2-way communication between the SPU2 and the PC application, giving full access to all events on the SPU2 and IOP memory.

Section C - The tool chain

The tool chain is the set of applications used to create and run PlayStation 2 programs on the TOOL.

There are 5 important applications in the tool chain:

- ee-gcc This can compile and link C, C++ and assembly language programs for the EE MIPS core (which is why it is prefixed with 'ee').
- iop-gcc Similar to ee-gcc, iop-gcc can compile and link C, C++ and assembly language modules for the IOP.
- dsedb Used to upload, run and debug programs on the EE core.
- dsidb Used to upload, run and debug modules running on the IOP.
- ee-dvp-as DMA, VIF and VU programs are assembled with this tool.

There are also other tools for managing object files.

Compiling and running an EE program

Most programmers will be starting to work on the EE. Here is the traditional example of creating and running a Hello World program on the EE.

```
#include <stdio.h>
int main(void) {
  printf("Hello World\n");
  return 0;
}
```

Type the above program into a file called helloworld.c. Compile it into a .ELF file with the following 3 Linux commands (the arguments for each command should all be on one line):

```
ee-gcc -c -xassembler-with-cpp -o crt0.o /usr/local/sce/ee/lib/crt0.s
ee-gcc -fno-common -I/usr/local/sce/ee/include -c helloworld.c -o helloworld.o
ee-gcc -o helloworld.elf -T /usr/local/sce/ee/lib/app.cmd crt0.o helloworld.o
-mno-crt0 -L/usr/local/sce/ee/lib
```

The first two commands create the necessary objects. The last command links them together to make the helloworld.elf executable.

There is a reason why the compilation is broken into 3 stages. Unlike other programs that run on conventional operating systems, the PS2 program has complete control of the EE. That level of control even boils down to how your program starts up, and where your program is loaded into memory. So it is necessary to specify these parameters explicitly.

- The crt0.s file is a startup file that initialises the stack, the heap and the BSS section. It replaces the standard startup code that gcc would normally link in. crt0.s is a standard file and wouldn't be changed under normal circumstances.
- The app.cmd file is a linker script that tells the linker some information about section alignment, the stack size, and where the program should be loaded in memory.

You may also have noticed that although 3 distinct operations were performed (assembling, C compiling and linking), we used ee-gcc each time. That's because ee-gcc is intelligent enough to deduce which one of its partner applications is required and calls the appropriate application.

Running the program

To run this program on the EE, we use the program dsedb to upload and run it. Type:

```
dsedb -d x.x.x.x -r run helloworld.elf
```

(replace x.x.x with the IP address or DNS name of your development kit. The —d option specifies the IP address of the target TOOL. For example "dsedb —d 202.14.141.16 —r run helloworld.elf" will run the program on the TOOL with the IP address 202.14.141.16. You can omit the —d option if you've set the IP address up in the DSNETM variable as described above. In the examples that follow, it is assumed that you've done this.)

You should see something like:

The 3rd line from the bottom contains the output of the program.

The output in detail

Here is the same output, covered step by step.

```
***Resetting...
```

This line shows dsedb is trying to gain control of the TOOL. Since the TOOL is a network device, other people may be using it too. The TOOL only allows one dsedb session to connect to it at a time. If you get the message "cannot connect", then someone else is currently running another program on the TOOL, and you will have to wait for them to quit their program before you can run yours.

When the software tools successfully connect, the IOP and EE are reset to a pre-defined state.

```
EE DECI2 Manager version 0.06 May 11 2000 18:08:48 CPUID=2e14, BoardID=4126, ROMGEN=2000-1019, 128M
```

DECI2 is the protocol used to exchange data and programs with the TOOL, and can also be used to start and debug programs. The IOP and EE run a special DECI2 manager to handle all this, and the above lines display the current version. The second line displays the version of the CPU and the board, and the version of the flash ROM (the ROMGEN number is the date of the build in YYYY-MMDD format). Finally, the 128M displays how much memory the EE has, which will always be 128 megabytes.

```
Loading program (address=0x00100000 size=0x0000c738) ... Loading 491 symbols... Entry address = 0x00100008
```

These lines show that the program is being loaded to address 0x00100000. This is the standard address to put programs, and it is specified in the app.cmd file. ROM kernel data is contained below this address, so it is not possible to place any of your program or data below address 0x00100000.

The output states that the Entry Address is 0x00100008, which is the address where the program will start to run. This is where the code from crt0.s is placed. After the main setup has been performed by crt0.s, the main() function is called.

```
GP value = 0x00114770
```

GP is the Global Pointer, which is part of the conventional MIPS register usage. Generally, this does not have to be specified by the user, it is automatically calculated by the linker.

```
Hello World
```

The output of the program. Not much to say about this, but there are a couple of tips about printing.

- If you print a string that does not have a newline ('\n') character at the end, then it will not be flushed until a newline is received. If the program ends with characters still in the output buffer, those characters will be lost, as they will not have been flushed.
- If you create a program that generates a large amount of printfs, it is possible that internal buffers can overflow, which does not crash the program, but does mean that sometimes output is lost. For example, run a program which prints out the values from 1 to 20000 on separate lines. Examine the output and you'll probably find that some lines are missing. To get around this, you either have to reduce the amount of output you're sending, reduce the speed you're sending it, or use other means to get the data out (Saving to disk is always reliable).

```
*** End of Program
*** retval=0x0000000
```

This shows that the program has finished, and dsedb displays the return value of 'main ()', which was zero. If you call the function exit () then the program will immediately end, and dsedb will print the value of the parameter to exit ().

More about dsedb

The software tool dsedb loads EE programs into EE memory and runs them. It can also be used to debug programs. For example, at the command line type:

dsedb

This drops you into dsedb command mode. Type 'help' to get a full list of commands. Here are some examples of command mode operations.

- Load your program with 'pload helloworld.elf'.
- Disassemble the main function with 'di main'.
- Set breakpoints with 'bp <address or label>'.
- Run the program with 'run'.
- Exit dsedb with 'quit'.

You can also examine and change memory (including VU memory).

Using dsidb

dsidb is very similar to dsedb. For example, change directory to /usr/local/sce/iop/sample/hello and run make. This will use iop-gcc to compile and link hello.irx, which is an IOP module that prints "Hello!" and all of its arguments. To run it, type:

```
dsidb
```

then, at the prompt:

```
reset 0 2
mstart hello.irx abcd efgh
```

You will see:

```
Loading 24 symbols...
Hello !
  argv[0] = host1:hello.irx
  argv[1] = abcd
  argv[2] = efgh
```

Note that dsidb reset the IOP with specific arguments before running the program. This is because dsidb will automatically load in some support modules, which is not necessary for this example. The reset 0 2 command will not load in any extra modules.

Using ee-dvp-as

We'll cover this in a later part, as more background concerning the VIFs is required before we go into this tool.

Is it necessary to know assembly language to program the PS2?

Yes, if you want to program the VUs, which are essential for performance if you are working on any graphics or physics code. There is no C compiler for the VUs, so it is necessary to work in assembly language.

The IOP and EE core have C compilers, so programming in assembler is not essential. But it is very useful to have background knowledge of the MIPS processor architecture, and the register usage conventions that C uses on a MIPS processor. A background knowledge of what the compiler is doing can help you drastically improve your code's efficiency, and will also help to understand dsedb's output if the program crashes.

Books about MIPS programming

As the Toshiba R5900 is a custom chip, there are no third party books specifically about it, but it is very similar to traditional MIPS architecture. We recommend two books for those wishing to learn more about MIPS.

- 1. "MIPS Programming" (also called "See MIPS Run") by Dominic Sweetman. Morgan Kaufmann; ISBN: 1558604103. This is an excellent guide and reference to the MIPS architecture.
- 2. "The MIPS Programmer's Handbook" by Erin Farquhar, Philip Bunce. Morgan Kaufmann; ISBN: 1558602976. This contains a good reference to the instruction set, including disassembly of the synthetic instructions.

Section D - Example 1 - First steps

There are many aspects to the PlayStation 2 architecture, and it would be very difficult to be an expert in them all. However, new programmers tend to want to experiment with graphical programs before moving on to other parts of the system. Thus the examples in this document cover displaying polygons on the screen.

This example displays two polygons onto the screen.

Architecture and flexibility

The PlayStation 2 is complex. But it is also flexible. Many operations can be performed a number of different ways.

Example 1: There are at least 3 ways of determining if a VU0 microprogram has finished. You could stall the EE core with a macromode instruction. Or you could poll the VU0 status register. Or you could set the last instruction of the microprogram to cause an interrupt that signalled the EE core program.

Example 2: There are 3 ways of sending data to the GS. These are via the VU1, the VIF1 or directly from EE memory.

Example 3: There are multiple ways of moving data between the EE core and VU0/VU1. You could use the DMA and VIFs, write the data into VU memory directly, or use the macromode instructions to set VU0 registers.


Sometimes there are often many different ways of performing the same task. Each method has advantages and disadvantages. The example code used here often uses the simplest method, even though it may not be the 'best' or fastest method. In fact, some of the examples use techniques that you should definitely not use, purely for performance reasons! As you become more confident with the system, you can progress to the more advanced methods, and gain better performance by doing so.

Displaying a polygon onto the screen


There are many ways to calculate and draw a polygon on the screen. This example introduces the 'traditional' way of displaying a polygon. The following examples build on the concepts presented in this example.

The easiest (and slowest) way is to do all the calculations using the EE core.

The main loop of the program builds a list of Graphics Synthesiser (GS) polygon commands on scratchpad RAM. The DMAC transfers this list to the Graphics InterFace (GIF). The GIF transfers the data to the GS where the polygons are drawn.



The result is two triangles on the screen:




Program output

Fundamentals

Before going through the code walkthrough, it is necessary to cover some fundamental concepts.

General overview

This diagram is a conceptual overview of the architecture components inside the EE. Some components and connections have been removed from this diagram for simplicity.



The GIF is the interface to the GS. It arbitrates between three input sources, PATH1, PATH2 and PATH3. This program creates a GS drawing primitive on scratchpad RAM (SPR) and this is sent to the GIF over PATH3.

DMA

The Direct Memory Access Controller (DMAC) can be considered a co-processor dedicated to moving data between memory and system components.

The EE has 10 DMA channels for moving data around the various parts of the system. Each DMA channel is dedicated to a particular source/destination. Some channels can only transfer one way, others can transfer both ways.

This example primarily uses the DMA channel that moves data from main/scratchpad RAM to the GIF. The GIF will then transfer this data to the GS.

The DMA is controlled by writing values to specific memory locations. The PS2 'sceDmaChan' structure can be used to point to the internal registers used for a particular DMA channel. This structure is initialised the structure with the function sceDmaGetChan(<channel number>).

GS and GIF

The Graphics InterFace (GIF) on the EE is the sole interface to the Graphics Synthesiser (GS). All data destined for the GS must pass through the GIF. Data is transferred to the GIF using DMA.

There are three 'paths' that information can take to flow into the GIF. PATH1 is a direct connection that Vector Unit 1 has with the GIF, PATH2 is a connection from the VIF1 to the GIF, and PATH3 is a DMA channel that transfers data directly from main memory or the scratchpad. This application uses PATH3.

The GS has over 70 internal registers, all of which are 64 bits wide and write-only. The GS has an internal 7 bit address space for all its registers. GS behaviour is controlled by writing to these registers (via the GIF). (For a list of all the GS registers, consult Chapter 7 in the GS User's Manual).

Polygons are drawn in the GS by setting GS registers. For example, a flat triangle is drawn by setting the PRIM register (which specifies the type of polygon to draw), the RGBAQ register (to set the colour), then finally setting the XYZ2 register three times (to specify the three screen coordinates of the triangle). Once this information is transmitted, the GS will have all the information it needs to begin drawing a polygon.

Writing to certain GS registers can initiate a drawing operation, if the GS has enough information to begin. The registers that can initiate an operation are known as kick registers, because they 'kick off' an operation.

To draw polygons, the application must create a list of GS registers to set and the data they should contain, and send this information to the GS via the GIF.


GIF tags

To set a GS register, the GS must be sent the 7-bit address and 64 bits of data. The GIF is connected to the GS by a 7-bit address bus and 64-bit data bus. This is 71 bits of information per register setting, which unfortunately is not a convenient number. For this reason, the information is sent in a more efficient format.

The GS addresses to be set are first sent to the GIF listed in a 128-bit wide structure called a GIF tag. Then when the GIF receives the register data, it will know which registers to set because they were specified in the GIF tag.

The program first sends a GIF tag, which lists the registers to be set. Then the program sends the data for each register it wants to set. This combination of GIF tag + data is called a GS primitive. The example program will send a single GS primitive to the GIF, which will draw two triangles on the screen.

A set of GS primitives is called a GS packet. We refer to the GS register data as a GS register setting.



In these examples, the programs only send a single GS primitive every frame.

A GIF tag is 128 bits in size. 128 bits is also the unit of DMA transfer. 128 bits is equivalent to 16 bytes, and is called a quadword. Quadwords and quadword alignment are very common in EE programs.

All the data (GIF tag and GS register settings) are transferred by the DMA from EE scratchpad memory to the GIF, which then transfers them to the GS.

EOP bit

If you examine the GIF tag structure in the EE User's manual, you will see that there is an 'EOP' bit. For now, always ensure this bit is set to '1'.

Example 1 - Walkthrough

```
#include <shellCore.h>
```

The sample program uses the PS2 Shell System. Although the Shell provides many library functions, you are free to replace them with your own (with a few exceptions where hardware details are restricted).

Many interesting PlayStation 2 addresses and structures are contained within eestruct.h. It is worth examining this file, in /usr/local/sce/ee/include.

```
#define SCREEN_WIDTH (640)
#define SCREEN_HEIGHT (448)
#define SPR (0x70000000)
```

These are various parameters used to increase the readability of the program. SPR is set to the start address of Scratch Pad RAM. This is 16 KB in size, and is where the program builds the GS packet before it is sent to the GIF. Scratch Pad RAM is just like normal memory, except that it is not cached, but read/write access takes place in a single cycle. This it is useful for fast building of temporary structures.

GIF tag structure

Recall that a GIF tag is a 128-bit quadword that lists the GS registers to set. This section discusses the structure of the GIF tag.

The code above defines 2 u_long integers, which are 64 bits wide each (it's easier to specify a 128-bit value in C this way). The first u_long is the first half of the GIF tag, and uses a macro to set the bit fields. The second u_long is the second half of the GIF tag, and contains the list of GS registers to set. These two u_longs are stored consecutively in memory, and together they make up a complete GIF tag. This will be the first quadword sent to the GIF, which will tell it what type and length of data to follow.

The first 64 bits are created using the macro SCE_GIF_SET_TAG() which has the parameters (respectively) nloop, eop, pre, prim, flg and nreg. These are all bit fields within the first half of the GIF tag structure (see below).

The second 64 bits contain the REGISTER LIST field, which is internally split into sixteen fields of 4 bits each. Each field specifies a single GS register to write to. [4 bits per register address is not enough bits to specify an arbitrary value within the 7-bit GS address range, but some special conventions are used to address the entire range. These will be explained in the next example.]

	GIF tag bit fields							
127	6	4 63 60	59 58	57 47	46	15	14 0	
	REGISTER LIST	NREG	FLG	PRIM	PRE	EOP	NLOOP	

FLG field

The FLG field tells the GIF how to interpret the data that is to follow. The DMA sends data to the GIF in units of quadwords (128-bits), and there are 3 different ways the GIF can interpret the quadwords that follow a GIF Tag.

1. PACKED – In this mode, the following quadword is interpreted as one GS register setting. However, 128 bits is too large for a GS register, so the GIF 'packs' the quadword into 64 bits (by

- discarding parts of the input quadword) and sends it to the GS. This mode is introduced in the next example.
- 2. REGLIST This is the simplest mode. The GIF interprets the input quadword as two 64 bit fields. The first 64-bit field is sent to the GS first, and is followed by the second 64-bit field.
- 3. IMAGE This is used to transfer texture data. This is not used in this example.

REGLIST mode (FLG = 1) is used in this example.


NLOOP, NREG and REGISTER LIST fields

The REGISTER LIST lists which GS registers to write the data into. In this example, it writes to GS addresses 0 (PRIM), 1 (RGBAQ), and 5 (XYZ2). PRIM sets the type of polygon we want to draw. RGBAQ sets the colour. XYZ2 sets the screen coordinates for the polygon. XYZ2 must be set 3 times, once for each vertex of the triangle.

This is a total of 5 register settings for one triangle. Therefore, we set NREG (Number of REGisters) to 5. The program draws two triangles, so this list of GS registers will be used twice. Therefore we set NLOOP to 2.

The REGISTER LIST is set to 0x55510L. From right to left, this is the order of the 5 GS addresses we want to set (registers 0, 1, 5, 5, and 5). The 'L' at the end of the number tells the compiler that this is a a Long number, and should be considered a 64-bit value.

The NREG field tells the GIF the number of valid registers in the REGISTER LIST. The GIF will expect the data to follow in that order.



In the above diagram, the GIF tag is 128 bits wide, and each GS register setting is 64 bits wide (because we are using REGLIST mode). The number of GS register settings to follow the GIF Tag is calculated by NREG * NLOOP.

Below is a diagram of the data structure that the program sends to the GIF. It is arranged into quadwords (128-bits) because that is the DMA unit of transfer, so that's what the GIF will receive. The

first quadword is the GIF Tag, describing the data to follow. Then comes the 5 GS register settings for the first triangle, followed by the 5 settings for the second triangle. Each setting is 64 bits in REGLIST mode.

GIFTAG (REGLIST mode) – NLOOP = 2, NREG = 5					
GS register 1	GS register 0				
GS register 5	GS register 5				
GS register 0	GS register 5				
GS register 5	GS register 1				
GS register 5	GS register 5				
128 hits					

The PRIM and PRE bits of the GIF tag are not used by this application. They will be covered in the next example.

```
ShellMemoryInit();
```

This function is required to be called for the PS2 Shell System to operate. This function should be called before any other memory allocation by the user. If the user wishes to leave some memory for the default memory allocator, they can specify a number of bytes with the reserve parameter. All other memory will be taken over and managed by the core library.

```
ShellDmaInit();
```

dispWidth:

Call this routine to initialise the DMA system. This call resets the DMA subsystem. It only needs to be called once at the start of a program.

```
shellDispInit( SHELLDISP_INTERLACE_FIELD_AA, SHELLDISP_NTSC, SCREEN_WIDTH, SCREEN_HEIGHT, SCE_GS_PSMCT32, SCREEN_WIDTH, SCREEN_HEIGHT, SCE_GS_PSMCT32, SCREEN_HEIGHT, SCE_GS_PSMCT32, SCE_GS_PSMCT32, SCE_GS_PSMZ24 );
```

This call initialises the graphics subsystem and configures the front and back buffers. The parameters for this function are:

```
interlaceMode:
        The interlace mode type.
        SHELLDISP NO INTERLACE
                                            Display is not interlaced.
        SHELLDISP_INTERLACE_FRAME
                                            Display is interlaced frame mode (every line
                                            displayed each field)
                                            Display is interlaced field mode (alternate lines
        SHELLDISP INTERLACE FIELD
                                            display on each field)
        SHELLDISP INTERLACE FIELD AA
                                            Display is interlaced field mode, with antialiasing
                                            (alternate lines are blended to reduce flicker)
tvType (Type of display):
                                   - PAL video mode
        SHELLDISP_PAL
                                                             (50 \text{ Hz}).
        SHELLDISP_NTSC
                                   - NTSC video mode
                                                             (60 \text{ Hz}).
        SHELLDISP_DTV480P
                                   - Progressive TV signal.
```

Width of the display buffer.

The width must be a multiple of 64.

dispHeight:

Height of the screen buffer.

This height depends on whether field based drawing or frame based drawing is used, which are covered in a later example. If using field based drawing, specify the total height of the screen for both frames. Commonly this is a figure between 448 and 512. When using frame based drawing, this figure is the height of a single buffer, which is commonly 224 or 256. In this code walkthrough we are using field based drawing and use a height value of 448.

dispPSM:

This is the bit depth we are using for the display buffer. Valid parameters are:

SCE_GS_PSMCT32 32 bit (8 bit RGB, 8 bit alpha)

SCE_GS_PSMCT24 24 bit (8 bit RGB)

SCE_GS_PSMCT16 16 bit (1 bit alpha, 5 bit RGB) SCE_GS_PSMCT16S 16 bit (1 bit alpha, 5 bit RGB)

drawWidth:

Width of the draw buffer.

drawHeight:

Height of the draw buffer.

drawPSM

This is the bit depth we are using for the draw buffer. Valid parameters are:

SCE_GS_PSMCT32 32 bit (8 bit RGB, 8 bit alpha)

SCE_GS_PSMCT24 24 bit (8 bit RGB)

SCE_GS_PSMCT16 16 bit (1 bit alpha, 5 bit RGB) SCE_GS_PSMCT16S 16 bit (1 bit alpha, 5 bit RGB)

zPSM

The Z buffer stores the current Z value in 4 different ways:

 $SCE_GS_PSMZ32 - 32$ bits of resolution for the Z buffer.

SCE_GS_PSMZ24 - 24 bits of resolution for the Z buffer.

SCE_GS_PSMZ16 - 16 bits of resolution for the Z buffer. This mode is incompatible with screen storage mode SCE_GS_PSMCT16S.

SCE_GS_PSMZ16S - 16 bits of resolution for the Z buffer. This mode is incompatible with screen storage mode SCE_GS_PSMCT16.

These examples use NTSC mode, because it is likely that you will be using a TV that can handle NTSC. If the picture is displayed in black and white or the picture rolls, then use PAL mode instead. Field and frame based rendering are covered in a later example.

The GS has 4MB of RAM. It holds the frame buffers, Z buffers, and textures. The way memory is allocated to these types of buffers is completely up to the programmer. For simplicities sake, the PS2 Shell System sets up the double buffers at the beginning of GS memory (one after the other), and the Z Buffer follows these. The rest of the GS memory is free for use by the programmer.

These examples use the ShellDma functions the manage DMA.

```
spr = (u_long *)SPR;
```

The program starts to build the DMA list to send to the GIF. The spr variable is a pointer to an u_long, which is 64 bits wide. This pointer is set to address 0x70000000, the beginning of Scratchpad RAM.

The program builds the DMA list on scratchpad RAM for three reasons.

1. It saves having to allocate an area of memory using the malloc or memalign functions.

- 2. It is fast to write to (single cycle access).
- 3. Because it is not cached, the program does not have to flush the data cache before beginning the DMA transfer. As mentioned before, if you are building an area of memory to be transferred by DMA, then you must be sure that all the data has indeed been written back to main memory. This can always be achieved by flushing the cache with FlushCache(0), but this is slow. There is a better way involving using uncached memory, and this is be covered in a later example.

```
*(spr++) = myGIFTag[0];
*(spr++) = myGIFTag[1];
```

The first element copied is the GIF tag quadword. This will be followed by the GS register settings, which are each 64 bits wide.

```
*(spr++) = SCE_GS_SET_PRIM(
            SCE_GS_PRIM_TRI,
                                 // PRIM (Primitive type)
                                 // IIP (Gouraud)
                                 // TME
// FGE
                                         (Textured)
            0,
            0,
                                         (Fogging)
                                 // ABE
                                         (Alpha Blending)
                                 // AA1
                                         (Anti-Aliasing)
                                 // FST
            0,
                                         (Use ST for texture coords)
            0,
                                 // CTXT (Context)
                                 // FIX (Fragment control)
```

The first 64 bits of GS register data is destined for the GS PRIM register. Writing data to this register will clear the vertex queues (see below) and specifies the type of polygon the GS will draw.

We use macros to create the GS register settings. This lets us avoid cluttering up the code with many bit shifts and brackets. You can examine the macro definitions in /usr/local/sce/ee/include/eestruct.h.

The GS can draw points, lines, line strips, triangles, triangle strips, triangle fans and rectangular sprites. We have set it to be SCE_GS_PRIM_TRI, which is a plain triangle. For more information on the other fields, consult Section 3.2.2 of the GS users manual.

```
*(spr++) = SCE_GS_SET_RGBAQ(0x80, 0x00, 0x00, 0x00, 0);
```

The next GS register setting is the RGBAQ register, which sets the colour of the polygon. RGB stands for Red, Green and Blue, the three components of the polygon colour. 'A' stands for Alpha. Q is part of the STQ triple, used for perspective correct texture mapping. The program does not use any alpha blending or texture mapping, so the settings of the A and Q fields are arbitrary in this example. The only significant parts are the RGB triple.

The RGB values can range from 0 (black) to 255 (full intensity). The above macro parameters will set the red colour to be half intensity, and the other colours to black.

```
*(spr++) = SCE_GS_SET_XYZ((2048 - 40) << 4, ((2048 + 40) << 4), 0);
*(spr++) = SCE_GS_SET_XYZ((2048 + 40) << 4, ((2048 + 40) << 4), 0);
*(spr++) = SCE_GS_SET_XYZ((2048     ) << 4, ((2048 - 40) << 4), 0);
```

These macros set the three XYZ positions of each of the triangle vertices. To explain why the origin appears to be at 2048, 2048, and why all the numbers are shifted left by 4, we need to explain the GS co-ordinate system.

GS co-ordinate system

The GS requires an X, Y and Z value for the endpoints of a line or polygon. However, Z only affects the Z buffer, not the co-ordinate system, so we can disregard it for now.

The GS needs X and Y to each be 16 bits wide, in unsigned fixed point 12:4 integer format. This means that the lower 4 bits are the fractional portion, and the upper 12 bits are the integer portion (from 0 to 4095). The GS needs fixed point numbers for pixel positions because the fractional portion is used to calculate pixel coverage for anti-aliasing.

The values used for X and Y are always in units of pixels. This means that the range of both X and Y is 0 to 4095.9375 (which is 4095 + 15/16), creating an area 4096x4096 pixels in dimension. This is called primitive space. Primitive space does not physically exist, and does not correspond to an area of memory – it is just a way of thinking about a virtual (X, Y) area where polygons get drawn. All vertex coordinates are supplied to the GS in terms of primitive space.

Obviously, it is not possible to directly map all of primitive space onto a drawing buffer, or even to all of GS memory. Primitive space is just too big. It is only realistic to map a subset of primitive space to GS memory.

Once the screen dimensions have been decided (in this case, 640x448 pixels), the program needs to map the drawing buffer in GS memory (a 640x448 pixel rectangle) onto some subset of the 4096x4096 pixel primitive space.


This is done by setting three GS parameters:

- 1. The width of the drawing buffer (i.e. the width of the screen, 640 pixels)
- 2. The height of the drawing buffer (i.e. the height of the screen, 448 pixels)
- 3. The top left corner in primitive space that the drawing buffer rectangle will be mapped to.

The setting of the last parameter is not obvious. At first glance, we would say that the top left corner should map to the top left corner of primitive space (0, 0). But there is an important reason why we usually don't want to do this.

When we are processing 3D graphics, it is likely that some polygon vertices will transform to points that correspond to pixels off screen. This does not mean the polygon cannot be drawn, but it does create a problem if the top left co-ordinate of the screen is (0, 0). If the top left co-ordinate is (0, 0) and a polygon is transformed to a (X, Y) which is off the left and/or top of the screen, then its X and/or Y will be negative. But the GS cannot handle polygons where either X and/or Y lie outside primitive space, i.e. the range (0, 4095.9375).

To get around this problem, the GS has two registers which are used as a drawing offset. After rasterising the polygon in primitive space, these offsets are subtracted from the numbers passed in as (X,Y), and the result is used to determine the correct part of the drawing buffer to write to.



In this diagram, we have set these offset register to be (1000, 1000). (This isn't what is used in the main program, by the way). To get polygons onto the screen, we must specify (X,Y) coordinates that are between (1000, 1000) and (1000 + 640, 1000 + 448).

But why is an offset of (1000, 1000) used in the first place? Wouldn't it be just as convenient to have an offset of (0,0)? Well, the advantage of having an offset at (1000, 1000) is that it is possible to pass in a polygon that is slightly off screen, such as (980,970) to (1200, 1300) to (1140, 1220). This triangle is partially on screen, but the first vertex is not in the range (1000, 1000) to (1000 + 640, 1000 + 448). However, the GS rasteriser is still able to draw it, because the triangle lies completely within primitive space. If the offset registers were set to (0, 0) instead of (1000, 1000), then the top left co-ordinate of the polygon would be (-20, -30), which is outside primitive space and therefore cannot be rendered correctly by the GS.

Since all polygons must lie within primitive space, the libraries set the default offset to map the drawing buffer directly into the middle of primitive space, so that the very centre of the drawing buffer is the very centre of primitive space. That is, if 640 is specified as the screen width, the X offset will be (4096/2 - 640/2). If the Y size is 448, then the Y offset will be (4096/2 - 448/2).

For this program, the screen dimensions are 640x448, so the X/Y offset is (1728, 1824). This means that primitive coordinates (1728.0, 1824.0) correspond to the top left pixel of the screen, and (2367.0, 2272.0) corresponds to the bottom right pixel. The pixel in the middle of the screen is at (2048.0, 2048.0).

This explains why the X and Y of the polygons to be drawn by the program have coordinates relative to (2048.0, 2048.0). This is the very centre of primitive space, and the default double buffer settings map the centre of the drawing buffer directly over the centre of primitive space.

The X/Y values are shifted left by 4 to move the results into 12:4 fixed point format, as required by the GS.

GS register queues

The GS needs a set of information per vertex to draw a triangle. For example, if a gouraud textured triangle was being drawn, the GS would need an XYZ co-ordinate, a colour and a UV or STQ value for each vertex of the triangle.

How is this information entered into the GS? There are not 3 separate registers for the three different vertices of the triangle. Instead, the GS implements an internal queue for certain GS registers. Writing to one of these registers replaces the element at the head of the queue. In the case of the XYZ register, writing to it not only replaces the element, it also shifts the elements of the XYZ and the other queues down.

There are 4 internal register queues in the GS. These are the vertex queue (XYZ), the colour queue (RGBA), the perspective correct texture coordinates queue (STQ) and the standard texture coordinates queue (UV). The vertex queue holds XYZ coordinates for polygons to be drawn, the colour queue holds colours for each vertex, the STQ queue holds perspective correct texture coordinates, and the UV queue holds non-perspective correct texture coordinates.

To enter per vertex data into the GS, the program should specify a UV or STQ (if drawing a textured triangle), an RGBA (if drawing a gouraud triangle), and then an XYZ for the new vertex. Setting the XYZ will internally push that UV/RGBA/XYZ information down in the internal queues. When the GS has enough information to proceed, it copies the entire contents of the queues and begins rasterising.

For example, if you wanted to draw a gouraud un-textured triangle, you would set the RGBA register, then the XYZ register for the first vertex, then the RGBA again and the XYZ again for the second vertex, and finally the RGBA again and the XYZ again for the final vertex.

The GS, knowing the polygon type in advance, knows how many XYZs to expect before it can begin drawing the triangle. If the poly type is 'triangle', it will expect 3 writes to XYZ before starting. If it is a line, it will expect 2 writes to XYZ, and for a point it will expect 1.

When the final value has been written, the queue values are copied off and sent to the rasteriser. The queues are not cleared. However the number of XYZ values that the GS expects may change. For example, say you are drawing a triangle strip. When this poly type is first specified to the GS, it will expect 3 XYZ values before it can start drawing. However after these 3 are received and the polygon has been drawn, it will only require 1 more XYZ before having enough information to start the next triangle (a triangle strip re-uses the last two vertices that you gave it).

This example draws 2 non-textured flat triangles. The program simply has to specify a single colour per triangle, and 3 XYZs for each corner of the triangle. (When flat shading is used, the last value written to the colour register will be the colour of the polygon).

The GIF tag register list and NLOOP tells the GIF to send data to the GS's PRIM register, then the RGBA register, followed by 3 writes to the XYZ register (this will be enough to start the rasterising of the first triangle). Because the polygon type is 'triangle' (and not triangle strip or triangle fan), the GS will then expect another 3 writes to XYZ before it will begin drawing the next triangle. The GS primitive sends another PRIM, then another RGBA, then 3 more XYZS. This draws the second triangle.

Aside: Kick registers.

Triangle fans, triangle strips and line strips are not used in this example. But it is worthwhile covering the concept of the 'kick'. Previously it was stated that when the vertex queue has enough information to start drawing, the queue contents are copied and sent to the GS rasteriser. Sometimes it is desirable to suppress drawing a polygon, even if the queues do have enough information to start drawing. This is only useful when drawing triangle fans/strips or line strips, where it may be desirable to skip a segment.

To do this, there are two GS addresses that both write to the XYZ vertex queue. One is a 'kick' register and one is a 'no-kick' register. If the user writes the XYZ value to the XYZ kick register address, then the XYZ is added to the vertex queue, and it will begin drawing if and only if the GS has enough

information. If the user writes to the no-kick XYZ register, then the XYZ is added to the vertex queue but the GS will not begin drawing, even if it has enough information to do so.

```
*(spr++) = SCE GS SET PRIM(
                SCE_GS_PRIM_TRI,
                                            // PRIM (Primitive type)
                                            // IIP (Gouraud)
                                            // TME
                                                       (Textured)
                                            // FGE
                                                      (Fogging)
                                                      (Alpha Blending)
                                            // ABE
                                                       (Anti-Aliasing)
                                            // AA1
                                            // FST
                                                       (Use ST for texture coords)
                                            // CTXT (Context)
                0);
                                            // FIX (Fragment control)
*(spr++) = SCE_GS_SET_RGBAQ(0x00, 0x80, 0x00, 0x00, 0);
*(spr++) = SCE_GS_SET_XYZ((2048 - 40) << 4, ((2048 - 80) << 4), 0);

*(spr++) = SCE_GS_SET_XYZ((2048 + 40) << 4, ((2048 - 80) << 4), 0);

*(spr++) = SCE_GS_SET_XYZ((2048 + 40) << 4, ((2048 - 80) << 4), 0);
```

This is data for the second triangle. Notice that the RGBAQ is different to the RGBAQ for the first triangle. This will make this second triangle green.

```
shellDispSyncV();
```

This call will wait for the vertical blank, the short period of time when the electron beam is making its way from the bottom back up to the top of the screen. This is the perfect time to swap double buffers.

```
shellDispSwapDblBuffer();
```

This call will swap the double buffers.

```
shellDmaStart( SHELLDMA_CHANNEL_GIF, (void*)SPR, 6 );
```

This call will begin the DMA transfer to the GIF. Although this could be performed manually by setting the appropriate DMAC registers directly, this example uses the convenient PS2 Shell Sysyem function. The function call takes 3 parameters:

- 1. A DMA channel identifier. This program uses channel 2, which transfers data from memory or scratchpad to the GIF.
- 2. The start address of the DMA transfer. The DMA transfer must be aligned on a quadword boundary.
- 3. The length of the transfer. The unit is always quadwords. In this case, the program transfers the GIF tag (1 quadword) and 2 triangles with 5 x 64-bits each (5 quadwords) for a total of 6 quadwords.

The program continually waits for the top of frame, swaps the double buffers and initiates the DMA transfer.

Summary

This completes the walkthrough of Example 1. This example:

- Set up double buffers and initialised the screen
- Built a GS primitive on scratchpad RAM
- Used the DMA to transfer it to the GIF.
- The GIF used the first quadword as the GIF tag. This tells the GIF how to interpret the data to follow, the amount of data to follow, and which GS registers to set.
- The result was 2 triangles on the screen, coloured red and green respectively.

The next example introduces DMA tags and covers the PACKED mode of the GIF tag.

Questions and problems

1. Q: What changes would have to be made to display 4 triangles?

A: There would need to be 3 changes. Firstly the extra triangle data for the 2 new triangles would have to be generated and added onto the end of the DMA list. Secondly the GIF tag's NLOOP field would be updated to 4 instead of 2, since we need to loop though the REGISTER LIST 4 times. Finally the DMA length would have to be increased from 6 to 11, since we would now be transferring 11 quadwords of data (1 GIF tag + 10 quadwords for the 4 triangles).

2. Q: What happens if the DMA quadword count is too long or too short?

A: If the DMA quadword count is too short, then not enough quadwords will be transferred and the GIF will be starved of data. If you re-send the DMA list (for the next frame), the GIF will be expecting the rest of the data from the first frame, but instead it will receive the original DMA list. It will interpret the incoming DMA list as the rest of the data, and hence will consider the first qword (GIF tag) to be data instead of a GIF tag. This will cause very strange results on screen, although it won't crash the program.

If the DMA quadword count is too long, then extra quadwords following our DMA list will be transferred to the GIF. Once data of the correct length has been processed by the GIF, it will consider the first new quadword to be a new GIF tag. Since this word is undefined, anything could happen.

Thus, it is important that your total DMA length reconciles with the total length of data specified in the GIF tag by the NREG and NLOOP and FLG fields. The number of quadwords expected to be in a GS primitive is calculated by the following formulae (if NREG is 0, then NREG is considered to be 16):

If the GIF tag expects 10 quadwords, then the DMA should send 11 (1 for GIF Tag + 10 data). For new programmers, one of the most common mistakes to make is to change a GIF Tag's NLOOP or NREG without changing the length of the DMA transfer.

3. Q: What would happen if the X or Y coordinates are out of the range (0.0, 4095.9375)?

A: If the X and/or Y lie outside the range, then they are still interpreted as unsigned 12:4 fixed point format integers. This means that if you write the value -10.0 into the X field $(-10.0 = 0 \times 160)$ in signed 1:11:4 format), this would be considered an X value of 0xff6.0, which is 4086.0 in 12:4 format. In this case, the X co-ordinate would be on the very far right hand side of primitive space, which is probably not what is desired.

Section E - Example 2 - DMA tags and PACKED mode

DMA tags and the PACKED mode are introduced in this example.

The DMAC has two modes of operation per channel. In Normal Mode, the DMAC transfers a single contiguous area of memory. In Chain Mode, the DMAC reads DMA tags stored in memory that tell the DMAC the address and length of the data to transfer. They are used to transfer sets of non-contiguous areas of memory to a peripheral.

A GIF tag can be set to PACKED mode. This is the most commonly used mode when creating dynamically creating GS packet data (although the name is somewhat misleading, as it is not the most space-efficient, even though it is called PACKED mode). It sets the GIF to interpret a single quadword as a single GS register setting. The GIF discards at least half of the quadword to 'pack' (hence the name of the mode) the information into 64 bits. This mode may be space inefficient, but it is the most convenient to use because the results generated by VU operations is designed to be sent to the GIF in PACKED mode without much significant manipulation.


Example 2 - Walkthrough

This program differs from the program above in only a few ways. This chapter will not cover functions that were covered in previous chapters.

This program displays the same two triangles on the screen as before. In the previous method, the program created all the necessary data in one contiguous block on the scratchpad, then used the DMA to send it to the GIF. In this example however, the data is in various places around main memory. It uses DMA tags to build a list of memory areas to send to the GIF.

The second important difference is that the previous example used the GIF tag's REGLIST mode, whereas this example uses PACKED mode. In REGLIST mode the GIF interprets each quadword as two separate GS register settings. These two 64 bit values are written directly to the appropriate GS register. In PACKED mode, the GIF uses a single quadword to create a single GS register setting. This may sound inefficient (only 64 bits of the quadword will be used at most), but it is more convenient for reasons covered later.

The program sends the following data to the GIF:



This is different from example 1 in three ways:

- 1. An entire quadword is sent for each GS register setting. The GIF will discard unused bits from each quadword according to its destination register, then pack the results into a 64 bit value it can use for a GS register setting.
- 2. A PRIM GS register setting is no longer sent as part of the primitive data. Instead, the PRIM register is set by the GIF tag itself using the PRIM and PRE fields.
- 3. The length of the transfer data is longer. It is 9 quadwords instead of 6. This is because of the larger size of the GS register settings, as it uses PACKED mode instead of REGLIST mode.

These two variables define quadwords that store colours and vertex data. The bluetriangle variable stores a colour, then 3 vertex settings. The green variable stores just a colour. These are stored in the following formats:

Colour	103	96	71 64		39 32		7 0
	Alpha	a	Blue		Green		Red
Vertex	111	95	64	47	32	15	0
	ADC		Z		Y		X

Only 32 out of the 128 bits in the colour quadword are used. Only 33 out of the 128 bits in the vertex quadword are used. The GIF will discard the unused bits (see below).

The arrays must be quadword aligned because the DMAC can only transfer data that is quadword aligned. This is why __attribute__ ((aligned(16))) is at the end of each array definition. The __attribute__ ((aligned(xx))) directive is a GNU C extension to the C language that asks the linker to align the variable on a specified byte boundary. In this case, we want quadword alignment (16 bytes).

```
const u_long myGIFTag[2] __attribute__ ((aligned(16))) = {
        SCE_GIF_SET_TAG(
            2,
                   // NLOOP
            1,
                    // EOP
                    // PRE
            SCE_GS_SET_PRIM(
                                     // PRIM (Primitive type)
                SCE_GS_PRIM_TRI,
                                     // IIP
                                              (Gouraud)
                0,
                                     // TME
                                              (Textured)
                0,
                                     // FGE
                                              (Fogging)
                0,
                                     // ABE
                                              (Alpha Blending)
                0,
                                     // AA1
                                              (Anti-Aliasing)
                0,
                                     // FST
                                              (Use ST for texture coords)
                                     // CTXT (Context)
                0,
                0),
                                     // FIX (Fragment control)
                     // FLG
                     // NREG
        0x000000000005551L
```

This is the GIF tag definition. In the original example, one of the fields in the REGISTER LIST wrote to the PRIM register. As it happens, the only significant bits of the PRIM register are the lower 10 bits. The GIF designers had more than that spare within the GIF tag, so they allowed the PRIM register to be set from within the GIF tag.

To do this, set the PRIM field in the GIF tag to the desired primitive type and attributes, and set the PRE bit to 1. The PRE bit activates the PRIM field within the GIF tag. The GIF will then use the PRIM field to set the PRIM register. The PRIM register is only set once, when the GIF tag is read.

There is one proviso – the PRE/PRIM bits are only valid when the GIF tag is set to PACKED mode (FLG=0). The PRE/PRIM bits have no effect in REGLIST and IMAGE mode.

DMA tags

In example 1, the data was transferred was in one continuous section. However, when we send data to a peripheral it may be in many pieces scattered around memory.

For example, say you want to transfer a VU microprogram to render a model that has a texture. You need to transfer the microprogram, the model data and the texture to the VIF peripheral, but these are likely to be placed in different areas of memory instead of a single contiguous block. With older architectures, the only solutions to this problem would be to either copy all the data into a contiguous block or initiate multiple DMA transfers.

On the PlayStation 2, you have two options. Either a single area of RAM can be transferred using Normal Mode (as performed in Example 1), or an instruction list for the DMA can be built, which will tell it which areas of RAM to transfer. These instructions are 64 bits wide and are called DMA tags.

There are 8 different types of tags. Each type of tag tells the DMAC:

- 1. Where to get the data from.
- 2. How much data there is to transfer.
- 3. Once the data has been transferred, where to find the next DMA tag (or whether to end the transfer).


The DMAC will read a DMA tag, transfer the data that the tag refers to, then read the next tag, transfer that tag's data, and so on. Special DMA tags will halt the transfer after the tag's data is transferred.

An important note: Although DMA Tags are 64-bits wide, they must always be quadword aligned.

We will use 3 types of tags in this example.

- 1. The REF tag (REF is short for 'REFerence') contains an address, and the number of quadwords to transfer from that address. When this data is transferred, the DMAC will examine the quadword after the REF tag for the next DMA tag.
- 2. The CNT tag (CNT is short for 'Continue') only specifies the number of quadwords to transfer. These are transferred starting from the quadword address directly following the CNT tag. When the transfer is complete, the DMAC obtains the next DMA tag from the quadword following the last quadword transferred.
- 3. The END tag is the same as the CNT tag, except that when the transfer is complete, the DMA transfer is halted instead of continuing to the next DMA tag.

The program uses these types of tags to send the data in the GS packet. It first uses a REF tag to send the GIF tag. This is followed by a REF that sends the colour and vertex data for triangle 1. Another REF is used to send the colour for the second triangle, and a CNT is used for the vertex data of the second triangle. Finally, an END tag is used to halt the DMA transfer. The END tag transfers no data.



The data is organised in memory a little strangely (you'd probably never see this in 'real' code), but this is just for example purposes.

The DMAC will parse the DMA tags and send the GIF a stream of quadwords. The GIF will receive the following quadwords:

GIF tag				
Blue colour				
Triangle 1 vertex 1				
Triangle 1 vertex 2				
Triangle 1 vertex 3				
Green colour				
Triangle 2 vertex 1				
Triangle 2 vertex 2				
Triangle 2 vertex 3				
128 bits				

The GIF knows nothing of the memory locations of the source data; it only receives a stream of quadwords from the DMAC.

A DMA tag has the following structure:

- The QWC field is the QuadWord Count. It holds how many quadwords will be transferred by this tag. It is 16 bits in size, implying a maximum QWC of 0xffff. This is equivalent to just under 1MB of data.
- The PCE field is the Priority Control Enable field. We won't be using priority control in this example.
- The ID field is a 3 bit field that defines the type of tag (REF, END, CNT, etc). The setting of the ID field affects how the ADDR field is interpreted.
- The IRQ field is the Interrupt ReQuest field. When this is set, an interrupt is generated after the tag has completed transferring its data. The example program does not use this feature.
- The ADDR field is a memory address. The way the address is used depends on the type of tag.
- The SPR field (ScratchPad RAM) tells the DMAC that the address is located in the scratchpad. If it is 0, the address is assumed to be in main memory. If it is 1, the address is assumed to be in scratchpad, and only the lower 14 bits are used by the DMAC, and the lower 4 bits are assumed to be 0 (forcing quadword alignment).

For a full description of all the different types of DMA tag, see the DMA section in the EE Users Manual.

When the REF tag is specified in the ID field, the ADDR field is interpreted as the starting address of the data to transfer. QWC is the number of quadwords to transfer from that address. After the transfer, the DMAC uses the quadword following the REF DMA tag as the next DMA tag.

When CNT or END is specified, the ADDR field is not used.

These lines create a REF DMA tag. The first line gets the address of the area to be transferred. The second writes the entire tag. The (3L << 28) sets the ID to REF. The 1L sets the quadword count, since the tag will transfer 1 quadword (the GIF tag).

The last line pads the unused 64 bits following the GIF tag. We'll see in a later example how these padding bits can be useful when dealing with the VIF. But in this case, the transfer is directly to the GIF. Since the DMA data and the DMA tag must be quadword aligned, this 64-bit word is unused.

```
// Triangle 1

// Create REF DMA Tag for blue triangle
addr = (u_long)&bluetriangle;
*(spr++) = (addr << 32) | (3L << 28) | 4L; // REF DMA tag
*(spr++) = 0; // padding</pre>
```

This is another REF tag. It is placed directly after the first REF tag. When the transfer for the first REF tag is complete, the DMAC will examine the quadword following it for the next tag. It will contain this REF tag.

This REF tag points to the blue triangle's colour and vertex data. This is 4 quadwords of data to transfer, so the QWC is set to 4.

So far the program has built a DMA instruction list that transfers a single triangle. Now it will add the colour and vertex data for the second triangle. The REF tag above refers to the green colour that was defined previously. It transfers a single quadword, the colour of the new triangle.

Now a new type of tag is used, the CNT tag. CNT is short for "CoNTinue", as it continues reading the quadword after the transfer data to get the next tag. This tag needs only specify the QWC. It uses the quadword address following the tag as the start address of the transfer. QWC is 3, so it will transfer the 3 quadwords following the CNT tag. This happens to be the triangle vertex data (one XYZ per quadword, in the format described above).

This is the END tag that will end the transfer. Although it can optionally transfer data just like CNT, the QWC is set to 0, so it will not transfer any data. Any type of DMA tag can have a QWC of 0.

```
shellDmaStartChain(SHELLDMA_CHANNEL_GIF, (void*)SPR );
```

shellDmaStart(used in Example 1) will set the DMAC channel to Normal Mode, where a single contiguous area of memory is transferred. The transfer area is considered to be purely transfer data. shellDmaStartChain (used in this method) sets the DMAC channel to Chain Mode, where the DMAC interprets the address contents as DMA tags and data. It is not necessary to pass a data length to sceDmaSend, because the amount of data to be transferred is contained in the DMA tags themselves.

What the GIF receives

The GIF knows that the DMA will be sending it 128-bit quadwords, but it does not know about how the DMA works. It makes no difference to the GIF where the data is coming from, whether it be the SPR or main memory, in one continuous lump (Example 1) or broken up into many different pieces (as in this example). All the GIF receives is the stream of quadwords sent to it by the DMAC. From the GIF's point of view, it is just receiving a continuous stream of data from the DMA over PATH3.

This is true for all peripherals that the DMAC can send data to. They all receive a stream of quadwords from the DMAC. They get no information about how the data is actually organised in memory.


GIF PACKED mode

The GIF receives a stream of quadwords from the DMA. These include the GIF Tag, the colour settings and the vertex settings. When the GIF tag specifies PACKED mode, it considers the quadwords that follow to contain one GS register setting. Each GS register is 64 bits wide, so the GIF must pack each quadword into 64 bits.

It does this depending on the GS register that will be written to (specified by the corresponding field in the REGISTER LIST).

For example, say that the current REGISTER LIST field was 5, which is the XYZ register.

The ADC field is a one bit field. When it is 0, the GIF writes to GS register 5 (XYZ with kick). When it is 1, the GIF writes to GS register 0xD (XYZ without kick).



The GIF reads the quadword and discards the unused bits. Whatever remains is packed into 64 bits and used as the GS register setting.

A full description of all the quadword formats and the way the GIF packs them into 64 bit fields is contained in the GIF section of the EE Users Manual.

Why use PACKED mode?

It may seem unusual to organise data this way. Why would we store a GS register setting as a quadword when it would be much more memory efficient to store it in 64 bits (as we did in Example 1)? The reason is because the VUs work in units of 128 bits, and 128-bit values are much easier to work with when the VUs are dynamically creating GS register settings, such as screen coordinates for the XYZ register.

For example, if you performed a transform calculation on a vertex, you would end up with a 128-bit vector [X, Y, Z, W] in a 128-bit VU register. If these values were converted to integers in-place, the ADC bit was set, and the register was saved to memory, then the 128-bit value in memory would look like the unpacked format above. It is then possible to DMA that data straight to the GIF, which will pack it up into the appropriate 64 bit format. This saves the VU some hard work reorganising the data into 64 bits.

We will use PACKED mode for the rest of the samples. It is the most commonly used mode for dynamically generated data. REGLIST mode tends to be more appropriate for pre-calculated static data, as it uses less space but is not as easily dynamically created as PACKED mode data.


More about the REGISTER LIST

The REGISTER LIST in the GIF Tag has fields that are only 4 bits wide. This means special conventions must be used to address the full 7 bit address range inside the GS.

In general, the 4 bit number specified in the REGISTER LIST is considered to be the destination GS address. The most commonly used GS registers (primitive type, colour, vertex and texture settings) all have GS register addresses less than 0x10, so their addresses all fit into 4 bits.

To access the rest of the address range, it is necessary to use an indirect method. This is called A+D mode, and is only available when using PACKED mode. It is not available in any other mode.

When the current REGISTER LIST field is set to 0xE, the GIF interprets the quadword as follows:



This allows you to write to any address in the 7-bit GS register address range.

Summary

In this example, the GS packet was split up so that it was placed in various areas of memory. Then a DMA list was built using DMA tags that would transfer these areas to the GIF.

The GS packed data was in PACKED mode format, where each GS register setting is a single quadword in size, and the GIF packs it into 64 bits.

Questions and problems

1. Problem: Without making any other changes, remove the last END tag and replace the CNT tag with an appropriate DMA tag that will transfer the second triangle's vertices and end the transfer.

Solution: Replace the CNT tag with an END tag. An END tag will transfer the data just like a CNT tag, but will end the DMA transfer directly afterwards.

2. Q: The PRIM register is only set once and two triangles are drawn. Since the vertex queue will be full after the first triangle is drawn, why are triangles not drawn when the 4th and 5th vertices are sent?

A: Because the primitive type is set to Triangle (not Tri-strip or Tri-fan), the vertex queue is cleared after 3 vertices have been received. If the primitive type were tri-strip or tri-fan, then triangles would be drawn when the 3rd, 4th, 5th and 6th vertices are sent.

3. Problem: Change the primitive type in the GIF tag to a tri-strip (SCE_GS_PRIM_TRISTRIP). If you re-run the program, there will be extra triangles drawn. Make a change solely to the data being sent to prevent this.

Solution: The extra triangles are being drawn because when the 4^{th} and 5^{th} vertices are added, the vertex queue is full and the vertices are written to the 'kick' register. Set the ADC bit (bit 111) in the vertex data quadword for the 4^{th} and 5^{th} registers, which will cause the GIF to send the vertices to the vertex queue without a kick. (This means changing 2 lines from "*(spr++) = 0;" to "*(spr++) = 1L << 47;")

Section F - Example 3 – VU macromode

In this example, the VU0 macromode library and triangle strips are introduced.


Most applications on the PlayStation 2 will have some 3D element to them. The best way to perform 3D calculations is using matrices and vectors, and the Vector Units are designed to process these at high speed. The VU0 macromode is introduced here to give an idea of how the VUs are designed and how they perform 3D calculations.

This example creates a very simple 3D model (a single square), and rotates it in 3D around 3 axes.

The VU0 macromode library (libvu0) is a SCE library that uses the VU0 for calculations. The source to these libraries is provided in /usr/local/sce/ee/src/lib/vu0. Some of the functions in the source are examined later in this section to help you get a feel for how the VU0 performs calculations.

How the program works

This program draws a quadrilateral on screen, and rotates it in 3D. No lighting or texturing is performed.



Program output

This sample uses homogenous coordinates and 4x4 matrices for vertices and 3D transformations. This document does not go into a detailed discussion of homogenous coordinates here (they are covered in such books as "Computer Graphics" by Foley/Van Damme/et al), but briefly, homogenous coordinates use 4x4 matrices because these can contain any type of transformation (rotation, translation, scaling and perspective). The 1x4 vectors used for the vertices are the standard 1x3 [X, Y, Z] triples, with an extra value 'W' appended to the end. For vertices, this value should always be 1.0 (i.e. [X, Y, Z, 1.0]).

The PlayStation 2 hardware is designed to deal primarily with homogenous coordinates. It can multiply a 1x4 vector by a 4x4 matrix in 4 instructions, and can scale a 1x4 vector with a single instruction.

Four matrices transform the vertices. These are LocalToWorld (Local coordinates to World Coordinates), followed by WorldToCamera (World coordinates to Camera coordinates), followed by CameraToPerspective (the perspective transformation), finally followed by PerspectiveToScreen (placing the vertices within GS window and Z-buffer space).

The function sceVu0ViewScreenMatrix() calculates the final two matrices, and concatenates them into one matrix, CameraToScreen.

$$\left(\begin{array}{c} X Y Z W \right) \times \left(\begin{array}{c} Local \\ to \\ World \\ matrix \end{array} \right) \times \left(\begin{array}{c} World \\ to \\ Camera \\ matrix \end{array} \right) \times \left(\begin{array}{c} Camera \\ to \\ Screen \\ matrix \end{array} \right) \Rightarrow \left(\begin{array}{c} X' Y' Z' W' \end{array} \right)$$

These matrices are multiplied together so the vertex vector only needs to be applied to one matrix. In this system, transformations are applied from left to right – the leftmost transformation happens first.

$$\begin{pmatrix} \text{Local} \\ \text{to} \\ \text{World} \\ \text{matrix} \end{pmatrix} \times \begin{pmatrix} \text{World} \\ \text{to} \\ \text{Camera} \\ \text{matrix} \end{pmatrix} \times \begin{pmatrix} \text{Camera} \\ \text{to} \\ \text{Screen} \\ \text{matrix} \end{pmatrix} \Rightarrow \begin{pmatrix} \text{Local} \\ \text{to} \\ \text{Screen} \\ \text{matrix} \end{pmatrix}$$

$$\left[\begin{array}{c} X Y Z W \end{array}\right] \times \left(\begin{array}{c} Local \\ to \\ Screen \\ matrix \end{array}\right) \Rightarrow \left[\begin{array}{c} X' Y' Z' W' \end{array}\right]$$

Once the original vertex is multiplied by the transformation matrix (LocalToScreen), the resulting (X', Y', Z', W') vector needs to be converted from homogenous coordinates to standard (X, Y, Z) coordinates. This is performed by dividing each element by W.

$$\left(\text{ ScreenX ScreenY ScreenZ } 1.0 \right) \leftarrow \left(\text{ X'/W' Y'/W' Z'/W' W'/W'} \right)$$

However, rather than perform 4 divides (the VUs only have one divide unit each), it is more efficient to calculate 1/W' and multiply the vector by that.

$$Q \Leftarrow 1/W'$$

$$\left[\text{ ScreenX ScreenY ScreenZ } 1.0 \right] \Leftarrow Q \times \left[X' Y' Z' W' \right]$$

The process of calculating a 3D screen co-ordinate for a vertex is:

- 1. Calculate the appropriate transform matrix.
- 2. Multiply the vertex by the 4x4 transform matrix.
- 3. Calculate Q = 1/W'. (W' is the transformed W).
- 4. Multiply the transformed vertex vector by Q. Then X, Y, and Z will contain the screen coordinates and Z buffer depth.

The program calls functions in the VU0 macromode library that assist these calculations. The library can move data to and from VU registers and call VU0 instructions directly from the EE core. This can only be performed when the VU0 is not running a microprogram. Using the VU0 in this way is called "macromode". When the VU0 or VU1 run microprograms, this is called "micromode". Only the VU0 can be used in macromode.

C program walkthrough

#include <libvu0.h>

This is the header file for the VU macromode libraries.

```
#define PI (3.141592f)
```

 π is defined here. Notice the 'f' at the end of the number. This tells the compiler that the number should be considered to be single precision floating point (32-bit) instead of the default, which is double precision (64-bit). This is very important, because all the floating point units on the PS2 are single precision. If a double precision number is encountered, the compiler will automatically use software processing to handle it rather than the built-in FPUs, and the software processing is very very slow. All constant floating point values should be defined to as floats rather than doubles.

```
#define SETVECTOR(v, x, y, z, w) ((v)[0]=x, (v)[1]=y, (v)[2]=z, (v)[3]=w)
```

This is a macro used to set a 4-vector. The VU0 libraries only operate on 4-vectors and 4x4 matrices.

```
{ -100.0f, -100.0f, 0.0f, 1.0f }, 
{ 100.0f, -100.0f, 0.0f, 1.0f }, 
{ -100.0f, 100.0f, 0.0f, 1.0f }, 
{ 100.0f, 100.0f, 0.0f, 1.0f }
```

This defines the XYZ vertex positions of a square plane. Notice the W value is set to 1.0. When working with homogenous coordinates, it is necessary for the vertex to have 1.0 in this field, otherwise the transformation will be incorrect.

The colour of the polygon to be drawn is defined here. This is in the same quadword format used in Example 2, as the program uses PACKED mode to upload it, as before.


Triangle strips and fans

Below is the GIF Tag used. It is very similar to the GIF Tag used in example 2, except that it expects 4 vertices instead of 3, and NLOOP is 1.


```
const u_long squareGIFTag[2] = {
    SCE_GIF_SET_TAG(
                     // NLOOP
        1,
                    // EOP (End Of Packet)
        1,
                    // PRE (PRIM field Enable)
        1.
        SCE_GS_SET_PRIM(
                             // PRIM field if PRE = 1
            SCE_GS_PRIM_TRISTRIP,
                                     // PRIM (Type of drawing primitive)
                                     // IIP (Flat Shading/Gouraud Shading)
                                     // TME (Texture Mapping Enabled)
            0,
            0,
                                     // FGE (Fogging Enabled)
            0,
                                     // ABE (Alpha Blending Enabled)
            0,
                                     // AA1 (1 Pass Anti-Aliasing Enabled)
                                     // FST (Method of specifying Texture Coords)
                                     // CTXT (Context)
                                     // FIX (Fragment Value Control)
                    // FLG (Data format, 0 = PACKED, 1 = REGLIST, 2 = IMAGE)
        0,
        5),
                    // NREG (Number of registers)
    0x55551L
};
```

When drawing polygon models, it is common for adjacent polygons to share vertices. For the sake of optimisation, it is best if the adjacent polygons are arranged into strips and fans. This is because after the initial 3 vertices have been sent, only one more vertex has to be sent to draw the next polygon in the strip/fan.


In a triangle strip, the last two vertices from the previous triangle become the first two vertices of the next triangle.



In a triangle fan, the first vertex is always part of the new triangle:



We will use a triangle strip to draw a quadrilateral. This quadrilateral is comprised of two triangles, but because they are adjacent, we only have to send 4 vertices instead of 6:



When the first 3 vertices are sent, the top left triangle is drawn. Upon sending the 4th vertex, the GS will reuse vertices 2 and 3, and draws the bottom right triangle.

The quadrilateral will rotate in 3D space, then be projected using the standard homogenous co-ordinate matrix multiplication sequence:

```
Screen (X,Y,Z,W) = Vertex (X,Y,Z,W) * LocalToWorld * WorldToCamera * CameraToScreen
```

(where LocalToWorld, WorldToCamera and CameraToScreen are all 4x4 transformation matrices).

The rotation vector stores an Euler vector (X, Y, Z) holding the axis angles around which to rotate the object. The object will be rotates by Z first, then Y, then X. The translation vector moves the object in LocalToWorld space.

The VU0 macromode library uses some unusual types to refer to its elements. A sceVu0FVECTOR structure is actually typedefed to an array[4] of float. A sceVu0FMATRIX is typedefed to an array[4][4] of float. If a variable has been defined with type sceVu0FVECTOR, you can refer to an element in that vector using array offsets, e.g. myVector[2] will access the Z component, and myMatrix[2][3] will access the element in the 3rd row and the 4th column of the matrix.

```
float delta_rot = 1.0f * PI / 180.0f;
```

This is the rotation speed of the object.

```
// Create Local to World matrix
{
```

```
sceVu0FMATRIX work;
sceVu0UnitMatrix(work);
sceVu0RotMatrix(work, work, rotation);
sceVu0TransMatrix(LocalToWorldMatrix, work, translation);
}
```

The local rotation and translation matrix is created and placed into LocalToWorld.

```
// Create the final Local->Screen matrix
mulMatrix(LocalToScreenMatrix, LocalToWorldMatrix, WorldToScreenMatrix);
```

The WorldToScreen matrix is multiplied by the LocalToWorld matrix, resulting in the final LocalToScreen transformation matrix.

```
spr = (u_long *)SPR;
*(spr++) = squareGIFTag[0];
*(spr++) = squareGIFTag[1];
*(spr++) = polyColour[0];
*(spr++) = polyColour[1];
```

The DMA list is begun on the scratchpad. The program copies the GIF tag and the polygon colour, 64 bits at a time. The GIF tag and polygon colour are each a quadword in size.

Once the LocalToScreen matrix has been set up, it is multiplied by each vertex. This will give us the final screen coordinates in homogenous coordinates (X, Y, Z, and W). To convert this back to normal coordinates (X, Y, Z) we need to divide each element by W. Rather than perform 4 divide operations (very slow), it is more efficient to multiply each element by 1/W.

```
V[3] = 0.0f; // Clear the 'W' value in XYZW.
```

The W value is now irrelevant. However, the ADC bit lies within the space held by W. To suppress a kick, this field needs to be changed so that bit 111 of the quadword is set. However, in this example it makes no difference if ADC is not set because no drawing operation will occur when only the first two vertices are sent. This is because the vertex queue will not yet be full. Thus the program does not bother to set the ADC bit.

```
sceVu0FT0I4Vector((void *)spr, V); // Convert and save V
```

This converts the floating point vector back to integers and stores the resulting quadword at the address spr. This format is conveniently what is required for XYZ in PACKED mode. Recall that the GS requires the format of the integers to be in unsigned fixed point 12:4 format. The VUs have an instruction that performs this conversion, and this instruction is used by scevu@FTOI4Vector. This will convert the X/Y numbers to the correct fixed point format.

A closer look at the transformation matrices

The libraries create the necessary transformation matrices that calculate the proper screen coordinates. Some of these matrices are worthy of closer inspection.

World To Camera matrix

```
sceVu0CameraMatrix(WorldToCameraMatrix, camera_p, camera_zd, camera_yd);
```

This function is called within init() and creates the camera matrix. This matrix transforms the viewpoint camera_p to (0, 0, 0), the line of sight camera_zd to (0, 0, 1), and the normal direction camera_yd to (0, 1, 0).

This function creates this matrix by first generating a matrix that will take a point in Camera space and put it in World space, then inverts the matrix. This is simple, as the rotation matrix required to convert from Camera to World is simply the 3 vectors X, Y and Z, where X Y and Z are orthogonal to each

other, and are calculated to be as close as possible to the camera_zd and camera_yd vectors. The translation part is simply camera_p.

The matrix is an Rotation followed by a Transformation, or $(R \times T)$, and these are easily separated into their original matrices. The 4x4 R matrix is simply the first 3 rows and columns of $(R \times T)$, the other values are the same as the corresponding values of the unit matrix. The 4x4 T matrix is simply the first 3 values of the last row of $(R \times T)$, and as before the rest of the values are the same as those in the unit matrix.

To invert $(R \times T)$ (i.e. to find $(R \times T)^{-1}$), the function uses the fact that $(R \times T)^{-1} = T^{-1} \times R^{-1}$. It obtains R and T from $(R \times T)$ using the method above, then calculates R^{-1} by transposing R (for orthogonal matrices, $M^T = M^{-1}$). T^{-1} is created by negating the first 3 values in the bottom row of the matrix. It then calculates $T^{-1} \times R^{-1}$, and that is the inverse of $(R \times T)$.

Camera To Screen Matrix


This function creates a matrix used to transform the Camera view into Screen space (in other words, the perspective transformation). The parameters specify:

- 1. Destination matrix (CameraToScreenMatrix)
- 2. Distance to the screen (512.0). This can be considered the standard Field Of View value. A lower value means a wider field of view.
- 3. Scaling factor for X/Y (1.0, 1.0)
- 4. Screen centre X/Y coordinates. These should correspond to the centre of the screen, and should be the same as the primitive space pixel value for the centre of the screen. (2048.0, 2048.0). These values are used to transform any 3D coordinates so that their origin is centred around the (X,Y) specified. By performing this operation in the final transformation matrix, it is no longer necessary to manually add the offset to move the transformed X and Y to the correct position in GS primitive space.
- 5. Minimum and maximum allowable Z values for this Z buffer. This is (1.0, 16777215.0) for a 24 bit Z-buffer (The Z buffer itself is integer, but the values here are specified in floating point as they will become part of a floating point matrix).
- 6. Nearest and furthest Z coordinates that the application expects to use. (64.0, 65536.0). These two values and the min/max allowable Z values for the Z buffer are used to scale the transformed Z so that it uses the full breadth of the Z buffer rather than just a small range. These values are usually obtained experimentally or based upon the application design.

Internally, this matrix is created by combining a two transformations.

Perspective

The perspective transformation is applied to give the illusion of depth. This transformation assumes that the viewer's eye is at the origin, and that the TV screen is set to some constant distance (the projection distance) away from the eye. The perspective transformation calculates where the X and Y of a 3D point would lie on this plane (the screen) if projected towards the 'eye' at the origin (0, 0, 0). The diagram below shows this process from above, looking down the Y axis, so only the X and Z axes are visible.



To calculate the final point x', 3 values are required. This is the 3D point's X and Z values (represented as Px and Pz in the diagram), and the distance from the origin to the projection plane (this is the projection distance). Using the theory of similar triangles, we see that x'/Projection distance = Px/Pz, and thus:

$$x' = Projection distance * Px / Pz$$

The equation for projected y' is similar.

This transformation needs to be placed into a matrix. However it is not possible to do the divide by Z within the matrix, since matrix operations can only include add, subtract and multiply. However, at the end of the matrix transformation, the vector is divided by W. If the W value can be made to contain the Z value, then the transformed X and Y can be effectively divided by Z. Thus, the perspective matrix (where D is the Projection distance) is:

P	0	0	0
EO	D	0	0 霄
F	0	0	1
D	0	1	0

If a vector (X, Y, Z, and W) is multiplied by this matrix, the result will be (XD, YD, W, and Z). Note that W and Z have swapped places. When this final vector is divided by its W element (which is the old Z value), the result will be (DX/Z, DY/Z, W/Z, 1.0). The first two elements of this vector now hold the projected X and Y.

Camera To Screen transformation

Once the perspective transformation has been applied, the value are still relative to an origin of (0, 0, 0). These must be converted into GS space. The sceVu0ViewScreenMatrix() function also performs this.

The operations to be performed are (in this order):

- Scale the X and Y by a specified aspect ratio (this can be useful when drawing graphics for wide screen TVs, or when using FRAME mode, which is covered later).
- Convert the Z into an appropriate Z buffer value.
- Centre the origin around the centre of the screen in GS primitive space. This is usually (2048, 2048).

All these operations can be put into a single matrix:



The ax and ay values are the X and Y aspect ratios respectively.

The cx and cy values are coordinates of the centre of the screen.

The az and cz values scale the Z value so that it fits within the Z buffer range.

The perspective transformation and the Camera To Screen transformation are multiplied together and returned by sceVu0ViewScreenMatrix().

Important Note: The source code to sceVu0ViewScreen, and indeed all scevu0* functions, is bundled with the runtime libraries. If you inspect the code for these functions, please be aware that the documentation for the sceVu0MulMatrix function is incorrect. The documentation states that the result is the matrix m1 multiplied by the matrix m2, when in fact it is the other way around! In general, m1*m2!= m2*m1, so this is very important! Please be aware of this when inspecting the libvu0 source code. In the examples presented here, a separate function mulMatrix() is used, which simply swaps the arguments, to bring the sceVu0MulMatrix into alignment with it's documentation, and to make the program easier to read.

A closer look at the VU0 library

The VU0 macromode library source is provided with the runtime libraries, and is stored in /usr/local/sce/ee/src/lib/vu0. It is worthwhile inspecting some of the functions in this library to get an understanding of how the VU0 works.

The VU0 macromode library uses EE assembly language instructions to control the VU0. This can only be performed when the VU0 is not running any microprograms.

In a previous chapter, it was mentioned that the VUs have a VLIW architecture, where two instructions (one for the floating point units, one for the integer units) can be executed simultaneously. In macromode however, either the floating point units can be used, or the integer unit used at one time. It is possible to mix floating point and integer instructions in macromode, but only one unit can be used at once. Of course, this restriction does not apply to VU micromode programs.

Add vector

Although it was not used in the example, it is worth covering this function first, as it is one of the simplest.

This function takes pointers to two input vectors (v1 and v2), adds them together and saves the result to vector v0. It calls assembly language opcodes directly from the C program, so these are enclosed in an 'asm' statement. The complex-looking last line is simply information to tell the compiler about the register usage of the assembly language section.

1qc2 means "Load Quadword into Co-processor 2". Co-processor 2 is the VU0. vf4 is the floating point vector register number 4 in the VU0, commonly called VF04. v1 is a pointer to the vector, and this is referred to by the C compiler as '%1'.. Therefore this instruction says "Loads the 128 bit vector at address (0x0 + v1) into VU0 floating point register VF04.

There are 32 floating point vector registers in the VU0. Each register holds 4 single precision floating point numbers. Each floating point number is referred to by its field name (X, Y, Z and W). All registers are free for use. VF00 is special - it is always set to (0, 0, 0, 1), even if it is stored to.

```
vadd.xyzw vf6,vf4,vf5
```

The two 1qc2 instructions load the vectors to be added. The vadd instruction above performs addition.

Most floating point instructions have 1 or 2 register sources and an arbitrary register destination. The destination is always the left-most argument, so here the destination is register VF06.

Field mask

The opcode itself has the suffix ".xyzw", called a field mask. This suffix indicates which fields are to be added (in this case, all fields). All vector floating point instructions can use such a suffix. If a field is not present in the suffix, then the result is not written for that field.

For example, if the suffix was ".xz", then only the X and Z fields would have been added together. The Y and W fields would have remained untouched. The only values to change would be VF06.X and VF06.Z. Whatever was in VF06.Y and VF06.Z before the add would still be there after the add.

In this example, the suffix specifies all fields, so the every field in VF06 is replaced with the addition of the corresponding fields in VF04 and VF05:

```
VF06.X = VF04.X + VF05.X
VF06.Y = VF04.Y + VF05.Y
VF06.Z = VF04.Z + VF05.Z
VF06.W = VF04.W + VF05.W
```

Because the VU0 has 4 parallel floating point units, all these additions take place in parallel.

```
sqc2 vf6,0x0(%0)
```

Now that the result has been calculated, it must be stored. The sqc2 instruction stands for "Save quadword from Coprocessor 2", and will save the VF06 register to the address (0x0 + v0).

Float to integer

```
void sceVu0FT0I4Vector(sceVu0IVECTOR v0, sceVu0FVECTOR v1) {
    asm __volatile__("
    lqc2    vf4,0x0(%1)
    vftoi4.xyzw    vf5,vf4
    sqc2    vf5,0x0(%0)
    ": : "r" (v0) , "r" (v1));
}
```

This function loads a vector, converts each element to a 12:4 unsigned fixed point integer, and saves the result.

```
vftoi4.xyzw vf5,vf4
```

This is the instruction that performs the conversion of each field from floating point format to 12:4 fixed point integer format. Because the VUs and the GS were designed to work together, the VU designers knew that the GS would require a 12:4 fixed point format for the X/Y coordinates. That is why the instruction is called vftoi4, because it creates a fixed point integer with 4 fractional bits.

There are also vftoi0 and vftoi12 instructions, which create fixed point integers with 0 and 12 fractional bits respectively.

Scale vector

The sceVu0ScaleVector function will multiply each element of a vector (v1) by a single value (t) and store the result in vector v0.

```
lqc2 vf4,0x0(%1)
```

The first 1qc2 instruction loads the vector to be scaled into register VF04.

```
mfc1 $8,%2
qmtc2 $8,vf5
```

The scale value 't' is represented in the C compiler by '%2'. When a floating point parameter is passed in a C function, it is MIPS convention to place it into the EE core's floating point unit (coprocessor 1) if possible. The mfc1 instruction stands for "Move From Coprocessor 1", and will move 't' into general register 8 of the EE core. This is temporary however, as the qmtc2 instruction ("Move To Coprocessor 2") copies it from EE core register 8 to register VF05 of VU0. The EE core registers are 128 bits wide, so the qmtc2 instruction will copy the entire 128-bits into the VF05 register. However, the content of the X field is the only one needed, so it does not matter that the Y, Z and W fields of VF05 are trashed.

The result of these two instructions is to move the floating point value that was on the top of the EE core's floating point stack to field X of VU0 register VF05.

```
vmulx.xyzw vf6, vf4, vf5
```

This instruction is called a broadcast multiply. A broadcast multiply will multiply all fields of the destination by a single field of the source (so called because the source field value is 'broadcast' to the multipliers of the destination). The source field can be any field (X, Y, Z or W). The X field is specified in the instruction above, because the instruction is called vmulx. The field mask is set to ".xyzw", so all fields in the second parameter (VF04) will be multiplied by the X field of VF05. The result is stored into VU0 register VF06. This is then saved back into memory with a sqc2 instruction.

Multiply a vector by a matrix

```
void sceVu0ApplyMatrix(sceVu0FVECTOR v0, sceVu0FMATRIX m0,sceVu0FVECTOR v1) {
       asm __volatile__(
       lqc2
               vf4,0x0(%1)
       lqc2
               vf5,0x10(%1)
       lqc2
               vf6,0x20(%1)
               vf7,0x30(%1)
       lac2
       lqc2
               vf8,0x0(%2)
       vmulax.xyzw
                      ACC,
                             vf4,vf8
                      ACC,
                             vf5,vf8
       vmadday.xyzw
                             vf6,vf8
       vmaddaz.xyzw
                      ACC,
                      vf9,vf7,vf8
       vmaddw.xyzw
       sqc2 vf9,0x0(%0)
       ": : "r" (v0) , "r" (m0) ,"r" (v1));
}
```

Once a complete transformation 4x4 matrix has been generated, each vertex is multiplied by the matrix to obtain the transformed vertex. The result will be a vector that needs normalisation by W.

A matrix is stored as an array of 4 vectors. The first vector contains the first row, the second vector contains the second row, etc. As the MIPS architecture is little-endian, the X element of each vector is stored at the lowest address, and the W element is at the highest.

The 1qc2 instructions load each of these vectors and the vertex itself into 5 registers (VF04 to VF07 for the matrix, VF08 for the vertex).

Four operations must be performed for the (vector × matrix) multiply. A full matrix multiply would look something like this: (where Xd means Xdestination, Xs means Xsource, and M(a,b) means matrix row a, column b)

The VUs each have a 128-bit register called an accumulator (ACC for short). When a register is multiplied by another register, the results can optionally be directly stored to the accumulator, or added to whatever is in the accumulator. Using the broadcast multiply operation and the accumulator, we can perform this matrix multiply in 4 operations. Examine the equations above – we will be performing them all in parallel, moving from left to right.

```
vmulax.xyzw ACC, vf4,vf8
```

This is a broadcast multiply of field X in register VF08, which contains the vertex. VF08.X will multiply the contents of each field of VF04 (the first row of the matrix), and the results will be stored in the accumulator (they replace what is already there).

```
vmadday.xyzw ACC, vf5,vf8
```

This instruction is slightly different. It is a broadcast multiply and add. The broadcast field is Y, so VF08.Y multiplies each field of VF05 (the second row of the matrix), and the result is added to whatever is currently in the accumulator. Due to the last instruction, the accumulator contents should be VF08.X * VF04, so now the contents will be VF08.X * VF04 + VF08.Y * VF05.

```
vmaddaz.xyzw ACC, vf6,vf8
```

A similar instruction also performs a broadcast multiply and add, this time multiplying VF08.Z to all elements of VF06. The result is added to the current value of the accumulator.

```
vmaddw.xyzw vf9,vf7,vf8
```

Finally, this instruction performs a broadcast multiply and add, (VF08.W * VF07.XYZW) and the result is added to the accumulator. Then the final value of the accumulator is stored in register VF09.

This register is saved back to memory, and the function exits.

Summary

This program uses standard homogenous coordinates to transform a very simple 3D model into 3D space, through a perspective transformation, and finally onto the screen. One of the transformations sets the X/Y centre at 2048.0, 2048.0 which is the middle of GS primitive space. Once transformed, the vertices are converted to their final values by dividing by W. These floating point values are converted to the 12:4 fixed point integer format, then placed into a GS packet on scratchpad RAM and sent to the GIF.

This program is not typical. In practice, you will probably not use the VU0 macromode libraries in this way. There are a few reasons for this, all related to performance:

- 1. The overhead in moving data between the VU0 and the EE is high. The DMA can perform this much faster (although it can't move data directly into registers).
- 2. The VU0 instructions called from the EE can only use either the floating point units or the integer units at one time. This is less efficient than running a microprogram, which could use both units at the same time.
- 3. When the EE is calling the VU0 macromode instructions, there is no parallelism. The EE will wait until the VU0 is complete, and the VU0 will sit idle until it receives an instruction from the EE. You can increase the performance of your program if both the EE core and VU0 are performing tasks at the same time.

The macromode libraries are mainly there to give you a head start when experimenting with designs. They do not have the best performance and therefore would not be used in 'real' code. However, they are extremely useful for learning about the system.

The next example covers running a VU0 microprogram.

Questions and problems

1. Q: The 4x4 matrices are arrays of vectors. If you examine the construction of the CameraToScreen matrix, you'll see a translation from an X/Y origin of (0,0) to (2048, 2048). Why is this translation necessary?

A: The GS needs the screen coordinates in "primitive space" (covered in a previous example). Recall that this space is 0 to 4095.9375 pixels for both X and Y, and part of this is mapped onto the drawing buffer. The default screen mapping is set up so that (2048.0, 2048.0) is the centre of the screen, which is where you normally want your 3D origin to be.

Section G - Example 4 - VU microcode

VU microcode is introduced in this example.

Each VU has its own code and data memory, and can run programs independently of the EE core. These programs are called microprograms.

A VU's microprogram can only access the data in that VU's RAM. Thus VU0 can only access VU0 RAM and VU1 can only access VU1 RAM.

The VU0 has 4KB of code RAM, and the VU1 has 16KB. Each instruction is 64 bits wide, and holds two opcodes (one for the floating point units, one for the integer units). This means that VU0 and VU1 can hold a maximum of 512 and 2048 instruction lines respectively.

The ability of the VUs to run their microprograms independently of the EE core and of each other means that the PlayStation 2 can use the EE core, the VU0 and VU1 in parallel, which increases performance.


[Note: In general, the DMA and VIFs are used to copy microprograms to VU memory. This is the 'correct' method, and is used in the next example. In this example however, the microprogram is simply copied by the EE to VU0 RAM. This is a less efficient method, but is simpler to explain.]

This example uses a VU0 microprogram to perform all the 3D calculations. The EE core program works by copying the microprogram to VU0 code RAM, copying the data to VU0 data RAM, and activating the microprogram. Once the microprogram is complete, the results are used to build a DMA list to send through the GIF to the GS, as performed in the previous examples.

Accessing VU0 memory

When the VU0 is not running microprograms, its memory is accessible by the EE core. The VU0 has 4KB of code RAM and 4KB of data RAM. The VU0 code RAM is called MicroMem0 and is mapped to addresses 0x11000000 to0x11000ff0. VU0 data RAM is simply called Mem0 and is mapped from 0x11004000 to 0x11004ff0. See section 4.2 in the EE Users Manual for a complete description of the VU RAM address mappings).

Because the VU0 deals exclusively with 128 bit registers, it can only read or write to 128 bit aligned addresses (addresses where the lower 4 bits are 0). In VU0 memory address space, address 0 maps to RAM address 0x11000000, and address 1 maps to RAM address 0x11000010. Address 1 does not map to 0x11000001 as you might expect. Therefore incrementing a VU0 pointer by 1 actually moves the pointer 128 bits, not 8 bits.



We will use a function called <code>copyAlignedQWords()</code> to move data in and out of VU0 memory. This is very inefficient, but it is useful for this example because it means there is less new material to cover. The next example shows the best way to transfer memory to a VU, where the DMA to VIF is introduced.

Some design decisions need to be explained before beginning the walkthrough. The VU0 program needs to be placed somewhere in VU0 MicroMem0, and it must get its data from somewhere in Mem0. The example program hardcodes these addresses.

The VU0 microprogram will be placed at MicroMem0 address 0 (this maps to 0x11000000) in EE core space).

The transformation matrix will be placed at Mem0 address 0 (this maps to 0x11004000). The 4 vertices will be placed directly after this at address 4 (0x11004040). The transformed vertices will be written by the microprogram to address 8 and upwards (0x11004080).

Walkthrough – VU program

This VU microprogram is assembled into an object file using the VU assembler, called ee-dvp-as. You can find documentation on this assembler in /usr/local/sce/ee/gcc/doc/ee.pdf.

It will create a file that we can link into the main EE core program. The linker will place it at an address somewhere in EE RAM. It will not be automatically placed in VU0 memory. Instead, it will be stored with the rest of the program in EE memory. The program has to manually upload the program and the data to the VU0 before it can be used.

```
; these are labels we will want to access externally .global Vertices .global myVU0microprogram .global endOfProgram .p2align 4 ; This aligns the following data to quadword alignment
```

The last instruction sets the alignment of the following data to quadword alignment. There are two reasons for aligning the data to a quadword boundary.

Firstly, it is not possible for the EE core to read/write arbitrary sizes of VU0 memory. It is only possible to read/write quadwords, and these quadwords must be quadword aligned. When copying the data into VU0 memory, a simple function is used that loads a quadword, then stores a quadword, then increments the source/destination pointers, similar to the memcpy function. A quadword to be loaded must be quadword aligned, and that is why the .p2align 4 directive is used.

Secondly, the next example uses the DMA to transfer the data into the VU0 instead of having to copy it manually. Because all DMA data must be quadword aligned, the VU microprogram and data must also be quadword aligned.

```
Vertices:
    .float -100, -100, 0, 1
    .float 100, -100, 0, 1
    .float -100, 100, 0, 1
    .float 100, 100, 0, 1
```

The 4 vertices of the quadrilateral are defined here. The .float directive interprets the values that follow to be single precision floating point numbers, and stores them contiguously in memory. The .float directive does not automatically align the values, so it is good practice to use the alignment directives to ensure the data is quadword aligned.

This data will eventually be copied to VU memory by the main EE core program before the main program loop. The microprogram will read the vertices from VU0 memory and transform them, then store the results in another area of VU0 memory.

```
.vu
```

This directive sets the assembler into a mode where it can assemble VU instructions. You must use this directive directly before using VU opcodes.

```
      myVU0microprogram:
      IADDIU
      VI01, VI00, 4

      NOP
      IADDIU
      VI02, VI00, 0

      NOP
      IADDIU
      VI03, VI00, 4

      NOP
      IADDIU
      VI04, VI00, 8
```

This is the beginning of the program. Recall that the object file created by the assembler will be linked in as part of the program, and will be placed somewhere in EE RAM, not VU0 RAM. Therefore the labels in this object file will point to addresses in EE RAM.

There are two instructions per line. The instructions on the left are the floating point unit instructions, and the instructions on the right are the integer unit instructions. For simplicity, this example does not execute a floating point and integer instruction at the same time in this program, although it could be rewritten so that it did.

The integer unit has sixteen 16-bit registers, named VI00 to VI15. VI00 always contains the value 0, even if a value is stored to it.

There is no "Load Immediate" instruction, so to place an arbitrary number into a register, you must use the IADDIU instruction, which does have an immediate argument. This function will add the immediate argument to a register, and store the result in another register. Since VI00 is always 0, it can be used to load an arbitrary register with an arbitrary value with the instruction:

```
IADDIU VI<destination register>, VI00, <value>
```

Here the registers VI01 to VI04 are loaded with the values 4, 0, 4 and 8 respectively. (Note: Due to the limitations of the opcode, it is only possible to specify a 15-bit value using IADDIU).

Register VI01 is used as a loop counter. 4 vertices are processed, so the value 4 is loaded into this register.

VI02, VI03 and VI04 are used as Mem0 pointers to the transformation matrix, the input vertices and the output vertices respectively. Recall that the VU0 can only read or write quadwords, so pointer values are in units of quadwords. VU0 refers to its memory as addresses 0 through to 0xff. These map to EE core addresses 0x11004000 to 0x11004ff0.

VI02 points to VU0 address 0 (0x11004000), VI03 points to VU0 address 4 (0x11004040), and VI04 points to VU0 address 8 (0x11004080). Incrementing a VU0 pointer by 1 moves it forward by a single quadword.

You may be surprised that macros have not been used for better legibility. Surely it is easier to remember "MATRIX_POINTER" than "VI02"? However, the ee-dvp-as assembler is very rudimentary and does not support such macros. If you want to use macros for better legibility, it is possible to set up a Makefile to run the file through a pre-processor (such as the GCC C pre-processor), which will perform macro expansion before passing it to ee-dvp-as.

[Warning: ee-dvp-as is very strict about syntax. Extra whitespace can cause problems]

NOP	LQI.xyzw	VF04, (VI02++)
NOP	LQI.xyzw	VF05, (VI02++)
NOP	LQI.xyzw	VF06, (VI02++)
NOP	LOI.xvzw	VF07, (VI02++)

These instructions load the transformation matrix into the registers.

The LQI instruction means "Load Quadword Increment". The VU0 memory address pointed to by the source register (in this case, VI02) is read, and the contents placed into the destination. Then the source register is incremented, so it will point to the next quadword.

The LQI instruction also has a field mask (.xyzw). These specify which fields should be written in the destination register. If a field is not present in the mask, that field in the destination register is left untouched.

The opcode itself appears to have some redundancy – that is, there are two pieces of information that inform you that this instruction should increment the source register. The first is the instruction name itself (LQI, where the 'I' means Increment) and the second is the '++' in the source register. Surely you should only need one of these? Unfortunately, it is one of the idiosyncrasies of the VU assembler that some instruction definitions contain redundant information like this.

Hardcoding addresses

Probably the most unusual aspect of these instructions is that they use hardcoded addresses – addresses specified by raw numbers defined by the programmer, as opposed to addresses automatically calculated by the linker. For example, the VU0 address of the transformation matrix (0) is specified with the instruction "IADDIU VI02, VI00, 0". This effectively hardcodes the address of the matrix to VU0 Mem0 address 0. The start address of the vertices is hardcoded to be 4, and the start address of the transformed vertices is hardcoded to be 8.

Hardcoded addresses are used because there is no pre-defined data in the VUs when the EE program begins. It is up to the program to place information there. The program has complete control over the code, data and register contents of the VU.

```
loop:
NOP
LQI.xyzw VF01, (VI03++)
```

This is the beginning of the main VU program loop. The first instruction loads in the next vertex, pointed to by VI03. VI03 is incremented afterwards. The vertex is put into floating point register VF01.

```
MULAX ACC, VF04, VF01x NOP
MADDAY ACC, VF05, VF01y NOP
MADDAZ ACC, VF06, VF01z NOP
MADDW VF02, VF07, VF01w NOP
```

These four instructions are the matrix/vector multiply that was covered in the previous example. The result is put into register VF02.

```
NOP DIV Q, VF00w, VF02w
NOP WAITQ
```

The vector needs to be normalised, by dividing by W. Instead of dividing each element by W, it is more efficient to scale the entire vector by 1/W. The DIV instruction calculates Q = 1/W. Q is a special VU0 register that holds the result of the floating point divide instruction.

VF00 always contains the values (0, 0, 0, 1). To calculate 1/W', the register field VF00.W is specified as the value to be divided (1.0). The divisor is VF02.W. The DIV instruction begins this operation, which takes more than one cycle. Because the divide operation may take some time, the WAITQ instruction is used to stall the program until the divide operation is complete. After the WAITQ instruction finishes, the Q register will contain 1.0/W'.

```
MULQ.xyzw VF02, VF02, Q NOP
```

Each field in the transformed vector VF02 is multiplied by Q. The result is stored in the same register.

Once again there some redundancy in the instruction. The opcode MULQ specifies that the value will be multiplied by Q, but it is also necessary to specify Q as one of the parameters. This doesn't mean that you can pick any other register for a MULQ instruction – you must use Q. This redundancy is a quirk of the assembler.

```
FT0I4.xyzw VF02, VF02 NOP
```

This performs the conversion from floating point to 12:4 fixed point integer format. The transformation matrix was chosen so that the vertices would lie well inside the range (0, 4095.9375), which is GS primitive space.

```
NOP SQI.xyzw VF02, (VI04++)
```

The SQI instruction is very similar to the LQI instruction. It will save the result to the address pointed to by VI04, then increment VI04.

```
        NOP
        ISUBIU VI01, VI01, 1

        NOP
        NOP

        NOP
        IBNE VI01, VI00, loop

        NOP
        NOP
```

This is the end of the loop. The first instruction will decrement VI01, which holds how many vertices left to process. Then the IBNE tests VI01 to see if it does not equal VI00 (which is always 0). If so (i.e. there are vertices left to process) then it will branch back to label loop. There is a NOP in between the ISUBIU and the IBNE instruction, because there must be at least one instruction between performing an integer operation, and testing on the result of it.

You may have noticed that a label was used to branch to. If the labels all refer to areas in EE RAM, then won't the branch address be incorrect? The reason why this works is that, like all MIPS branches, VU branches are relative to the position of the program counter ('PC relative'). Rather than branching to an explicit address, the program will branch to an address relative to where the branch instruction is located. This means that no matter where the code is uploaded to in VU0 MicroMem0, branches will always jump to the correct place.

The second pair of NOP instructions are to pad the delay slot. Because of the way the pipelining works, the instruction line after a branch is always executed, even if the branch is taken. This instruction cycle is called the delay slot and is also found on the pipelines in MIPS processors like the EE core and IOP. Sometimes it is possible to fit useful instructions into the delay slot, but in this program it is not, so NOP instructions are used instead.

```
NOP[e] NOP endOfProgram:
```

When the program finally processes all the vertices, it will 'fall through' the conditional branch and continue on. It will execute this instruction pair, which performs nothing. However, notice the [e] next to the NOP on the left. This will halt the VU0 microprogram.

There is no 'halt' instruction on a VU. Instead, each instruction line has an 'end' bit field. If this field is set to 1, then the VU will execute that instruction and halt. The 'end' field can be set on any instruction line, not just NOP lines. ee-dvp-as interprets [e] on the right of the leftmost instruction as a directive to set the 'end' field of an instruction line.

The endOfProgram label is used by the EE program to calculate the length of the microprogram. This length is used when the EE core uploads the microprogram to MicroMem0.

Walkthrough – C program

When the EE program begins, the VU microprogram and its data are not yet in VU0 memory. They need to be uploaded manually. These external references allow this object file to access the VU program in EE memory so it can be uploaded.

The VU0 destination addresses are hardcoded. To reiterate:

```
MicroMem0 address 0
    Microprogram
                                                               (0x11000000)
   Transformation matrix
                               Mem0 address 0
                                                               (0x11004000)
    Vertices
                               Mem0 address 4
                                                               (0x11004040)
    Transformed vertices
                               Mem0 address 8
                                                               (0x11004080)
sceVu0FMATRIX
                                      // Vertex transformation matrices
    LocalToWorldMatrix,
    WorldToScreenMatrix,
    CameraToScreenMatrix,
    WorldToCameraMatrix;
```

The various transformation matrices. Notice that LocalToScreenMatrix is not defined, which is the final transformation matrix. This is because the program calculates it every frame and saves it directly to VU0 memory.

```
void copyAlignedQWords(u_long128 *dest, u_long128 *src, int numQWords);
```

This function will copy a number of quadword aligned quadwords from src to dest. It is used to copy data and programs to and from VU0 memory. Please note that this is not the usual way of performing this operation. Normally the program uses the DMA to transfer data to the VUs, but some extra concepts have to be introduced before that can be covered.

The microcode is copied into VU0 MicroMem0. The first argument is the destination in EE core space (see above), and the second is the source address (the address of the myVU0microprogram label in EE main memory).

The 3rd argument is the number of quadwords to transfer. Because an instruction is 64 bits, the program's total length may not be exactly a multiple of a quadword. The correct number of quadwords to transfer is the difference between the end and the start addresses plus 15, divided by 16.

Now the program has been uploaded to memory. A program can only be copied to a VU in this way when the VU is not running any programs. The program has complete control over the VUs - the code is only uploaded once, since it will never be overwritten.

```
// Copy vertices into Mem0
copyAlignedQWords((u_long128 *)0x11004040, (u_long128 *)&Vertices, 4);
```

The program needs the 4 vertices to transform. For convenience, these were defined along with the program. They are copied to Mem0, to the address decided on previously.

```
// Create the final Local->Screen matrix
mulMatrix((void*)0x11004000, LocalToWorldMatrix, WorldToScreenMatrix);
```

The LocalToScreen matrix is calculated here. The destination parameter (argument 1) is set to the Mem0 address where the microprogram will read the transformation matrix when it is started.

Now the microprogram is uploaded into MicroMem0, and the transformation matrices and the 4 vertices are in the correct place in Mem0. The microprogram is ready to begin.

```
asm("vcallms 0"); // Micromem addr divided by 8
```

This instruction activates the VU0 microprogram. The parameter is the VU0 MicroMem0 address to begin execution. The microprogram was copied to MicroMem0 starting at address 0, and that is also where it should begin execution. Because the VU instructions are 64 bits wide and not 128 bit, the start address is in units of 64 bits, not 128 bits.

Now the microprogram is running. Because the microprogram runs in parallel to the EE core, the EE core is free to perform other tasks now if it wishes. As it happens, there are no other tasks to perform, so the EE core simply waits for the VU0 microprogram to finish.

```
asm("vnop");
```

This instruction seemingly does nothing, but it does serve a purpose. If the VU0 is running a microprogram and the EE core attempts to execute a macromode instruction, the EE core will stall until the VU0 microprogram is complete. In this case, the EE core wants to wait until the microprogram has completed execution, so it attempts to execute a vnop instruction, which stalls the EE program until the VU0 microprogram is complete.

```
// Copy transformed vertices
copyAlignedQWords((u_long128 *)spr, (u_long128 *)0x11004080, 4);
```

Now that the program is complete, the 4 transformed vertices should be in Mem0, starting at address 8 (0x11004080). The transformed vertices are ready to be put into the DMA packet. This call copies the 4 vertices onto the end of the DMA packet, which is then sent to the GIF.

Summary

This example copies a VU microprogram and vertex data to VU0 code and data RAM respectively. The main loop calculates a 3D transformation matrix and copies it to VU0 data RAM, then activates the VU0 microprogram which transforms the vertices already in VU0 RAM. The EE core waits for the program to complete, then copies out the results. These are placed into the GS packet which is transferred by DMA to the GIF.

In the next example, the DMA is used to upload code and data into the VU0, and is also used to activate the program.

VCL

After you have been coding VU programs for some time, you will notice that the fact that there are two columns of instructions can make editing and reorganisation of the code difficult. To alleviate this problem, there is a command line utility (for both Windows and Linux) called VCL (Vector Command Line).

This program takes a VU program source file, with one instruction per line (from either floating point or integer units). It will turn it into an optimised VU program (with the proper two instructions per line). It will insert NOPs in the right places, and will unroll loops if it will make the program faster.

It also frees the programmer from the task of assigning variables to registers. VCL will automatically allocate and free variables to different registers.

The latest version can be obtained from the DevNet site, at https://www.ps2-pro.com/projects/vcl/.

Questions and problems

1. Q: This is all fine for such a simple 4 vertex model, but what about something with 2000 vertices that won't fit into VU memory all at once?

A: If a program has a large amount of data to process, it will have to split that data up into smaller manageable chunks. It's unlikely that that the program would ever need all 2000 vertices at once inside the VU0.

The program would upload smaller chunks to the VU, which would process them, and when complete, the results would be read out, and the next chunk uploaded. This can be managed without EE core intervention, which is covered in the next example.

2. Q: The VU microprogram doesn't set the W field of the transformed vertex to 0 before storing it. Wouldn't this possibly set a random value to the ADC bit?

A: When the field is normalised by multiplying by 1/W, the W field contains W, and therefore the resulting value of the W field will be 1.0 (or close to it, allowing for an error caused by lack of precision). When this is converted to integer format, 1.0 translates to 0x10. This has no chance of touching the ADC bit, which is bit 15 in the W field. Therefore the ADC bit will be 0 unless explicitly set by the program.

3. Q: How fast is it to upload code?

A: That depends on the size of the code to upload of course, but in general it is just as fast as uploading data. In a 'real' application, the VU code could be rewritten thousands of times per frame.

Section H - Example 5 - The VIFs

This example introduces the VIFs, and uses the DMA to upload and begin execution of the VU0 microprogram.

Each VU has an Vector unit InterFace (VIF). The VIF attached to VU0 is called VIF0 and the VIF attached to VU1 is called VIF1.

There are two DMA channels dedicated to moving data from EE core memory to the two VIFs. These channels are referred to by the libraries as SCE_DMA_VIF0 and SCE_DMA_VIF1. As is the case with the GIF, the DMA sends data to a VIF in units of quadword.

The VIFs interpret these quadwords as VIF commands and command data. These commands can be used to transfer programs and data to VU memory. They can also activate microprograms, and stall the DMA until the microprograms are complete.

The VIFs are quite sophisticated. They can perform complex operations on the incoming data, so that the data is transformed into different formats for the VUs. For example, data can be 'decompressed' by the VIFs. This reduces the amount of data that has to be transferred by the DMA, and should increase performance.

The ability of the DMA and the VIFs to upload programs and data to a VU, then activate microprograms and wait for completion, allows a VU to work almost autonomously and independently from the EE core.

For example, a DMA list embedded with the appropriate VIF commands and data could be created to work in the following way:

- 1. Upload program to VU0.
- 2. Upload data set X to VU0.
- 3. Activate VU0 microprogram [Program works on data set X]
- 4. Wait for microprogram to complete.
- 5. Request interrupt [This would start an EE core subroutine that copied out results of processing data set X. The DMA and VIF continues while this is happening]
- 6. Upload data set X+1.
- 7. Activate program [Program works on data set X+1].
- 8. Etc...

If a DMA/VIF list could be designed in such a way, then the VU0 would be 'fed' data, and the EE core would copy out the results when each data set was processed. This means the EE core could be performing other useful tasks while the VU0 processing is taking place. The EE would only be interrupted to copy out intermediate results.

If this example was applied to the VU1, which has the ability to send data directly to the GIF via PATH1, then the EE core does not need to intervene at all (except to kick off the initial DMA transfer). A single DMA transfer could potentially send all the necessary programs and data to the VU1 without any EE core intervention. The VIF takes care of stalling the DMA at appropriate times so the transfer does not happen too quickly. While this is happening, the VU0 and EE core could be performing other tasks. This method is used in example 6.

In this example, a program is uploaded and activated by the DMA, rather than by the EE core.

In Example 4, the microprogram code and data was copied to the VU0 using the EE core. In general, this is not how code and data are usually moved between the VUs and EE main memory, because it is not efficient. Instead, the DMAC and the VIFs (Vector unit InterFace) are used to move the data to VUs. This frees the EE core for more useful work.

VIF codes

Each VU has its own VIF. This example uses VIF0, which is attached to VU0. Special codes called VIF codes are embedded into the data to be transferred to a VIF. The VIF codes are similar in function to the GIF Tags – they tell the VIF about the data that follows them, and where to place it in VU RAM. They can also perform operations like activating a VU program, or stall the DMA until a VU program is complete.

A VIF code is always 32-bits wide. Some VIF codes indicate that additional data for the VIF code follows them (e.g. the 4 arguments to the STROW VIF code), and the data is always in units of 32-bits. The VIF codes and their data are packed into quadwords for easy transfer by the DMAC, so it is possible to have up to 4 VIF codes/data per quadword.

One of the VIF's most important VIF codes is the VIF UNPACK command. The VIF can take a small standard unit of incoming data (between 16 bits and 128 bits) and unpack it into a single quadword. There are various source formats available for this purpose, suited to the different data types that the VU may have to deal with. If the data can be packed, then this will help reduce the amount of data that is transferred from EE memory. The less data transferred by the DMA, the more bandwidth the EE core has to main memory. This should speed up DMA transfers and the EE core programs. In this example, the simplest form of the UNPACK code is used, where the incoming data is passed through unchanged by the VIF. The data that arrives is directly written to the destination quadword.

How the program works

This program works in a very similar way to Example 4, except that the DMA transfers the microprogram to MicroMem0 instead of using the EE core. The vertices and microprogram are uploaded to the VU0 and will be in VU0 RAM when the main EE program loop begins.

During the main loop, the program calculates the new transformation matrix. This is then embedded into a different DMA list that is sent to the VIF0. This DMA/VIF list places the matrix into the appropriate place in VU0 RAM. A VIF code is embedded in the DMA list after the matrix that will activate the VU0 microprogram.

The EE core program sends this DMA list, then waits for both the DMA transfer and the microprogram to end. When the microprogram ends, the vertices will have been transformed and will be in VU0 RAM.

The results are copied out of VU0 RAM onto a DMA list in scratchpad RAM. This is then transferred to the GIF by the DMA, in the same way that was used in the previous examples.

Walkthrough – VU assembler source

The ee-dvp-as assembler can also assemble DMA tags, VIF codes and GIF tags. This example uses the assembler to create the DMA tags and VIF codes, because they will be static in this example, and therefore do not need to be dynamically created.

```
.global MatrixAndStart
.global LocalToScreenMatrix
.global ProgramAndData
```

These MatrixAndStart label references the first DMA tag. This tag transfers the transformation matrix and the VIF codes that activate the microprogram. This DMA list will be transferred every frame.

The ProgramAndData label references the DMA tag that transfers the microprogram and the vertices. This will be transferred once at the start of the program.

TTE bit

```
.DmaPackVif 1 ; specifies that the DMA tag will be packed with VIF codes
```

The DMA tag is 8 bytes wide, but must be aligned on a quadword (16 byte) boundary. This leaves the upper 8 bytes of the quadword containing the DMA tag unused. To use this space, each VIF channel

has a TTE (Transfer Tag Enable) bit in the appropriate DMA channel's control register. When TTE is set to 1, the DMAC will transfer the quadword containing the DMA tag to the peripheral, before transferring the tag's data. The peripheral is intelligent enough to ignore the tag itself, but will use the top half of the quadword. This allows the user to embed VIF codes in the upper 2 words of the DMA tag quadword. This saves space and is convenient when using a REF tag (we'll see how later).

The assembler cannot not know the state of the TTE bit in advance (because the TTE bit is in a control register) so the .DmaPackVif directive specifies the state of the TTE bit in the source. For this example, the TTE bit will be set to 1 by the EE core program, so the VU assembler source sets .DmaPackVif to 1 also

If .DmaPackVif was set to 0, the assembler would pad the DMA tag quadword before assembling any VIF codes. In this case it is set to 1, so the VIF codes to follow are be packed into the top half of the DMA quadword.

TTE = 0 (.DmaVifPack 0)

(padding)	(padding)	DMA tag		Not transferred
VIF code 4	VIF code 3	VIF code 2	VIF code 1	Transferred to DMAC
••••			VIF code 5	channel destination

TTE = 1 (.DmaVifPack 1)

	VIF code 2	VIF code 1	DMA tag		
		VIF code 5	VIF code 4	VIF code 3	Transferred to DMAC channel destination
_		128	bits		, -

MatrixAndStart: DMAend *

This is the DMA tag that will transfer the transformation matrix to the VU0 and start the VU0 microprogram. The assembler understands all 8 different types of tags. In this case, we are using a DMA tag with an ID of 'END', which is why the instruction is DMAend. The parameter is an expression specifying the length of the transfer. It is possible to specify either a value, or a '*'. In the latter case, the assembler will automatically calculate the length of the transfer using the next .EndDmaData directive.

This is a VIF UNPACK assembler opcode. The UNPACK code tells the VIF about data that follows the UNPACK code, and where it should be placed in VU memory. It specifies:

- What input format the data is in.
- Where the data should be placed in VU memory.
- How many quadwords it will unpack to (which, together with the input format, implies the amount of data to follow).

The last three arguments of the UNPACK assembler directive specify these three parameters.

The UNPACK VIF code can be set to any single input format, but it always unpacks in units of quadwords. The input format we use (V4_32) is the simplest UNPACK instruction. This tells the VIF to expect four 32 bit words as input (hence the name V4_32), and to directly copy these without change to the output quadword.

The address to place this data in Mem0 is VU address 0 (where the transformation matrix should go), so the 4th parameter is set to 0.

The assembler automatically calculates the length of the data to be unpacked by using a '*' as the 5th parameter. The assembler calculates this length based upon the next .EndUnpack directive.

The first two parameters of the UNPACK are the WL/CL register values. This is because the assembler cannot interpret the UNPACK data without knowing the state of the VIF's WL and CL registers (these are covered in detail in the EE Users Manual).

In fact, the assembler will create two VIF codes from this assembler opcode. The first VIF code is STCYCL, which sets WL and CL to the values specified by the first two parameters. The second VIF code is the actual UNPACK code.

So far, the assembler has created the following structure:

UNPACK	STCYCL 4, 4	DMA END tag		
LocalToScreenMat .float 0, 0 .float 0, 0 .float 0, 0 .float 0, 0	0, 0, 0 0, 0, 0 0, 0, 0	; // Transform matrix		

This is the area used to store the LocalToScreenMatrix. The application will calculate and update this space during the program, so these values are just placeholders. After calculating the matrix and storing it here, the DMA will upload it to the VU0.

```
.EndUnpack
```

This directive lets the assembler automatically calculate the number of quadwords to unpack in a previous UNPACK instruction. If the "length" parameter of UNPACK is '*', then the assembler will search for a .EndUnpack directive to calculate the length.

```
MSCAL 0 ; // kick off program
```

This VIF code will activate a microprogram. The parameter is the VU address to begin execution. Once again this is a hardcoded address.

```
.EndDmaData
```

Similar to the .EndUnpack directive, the .EndDmaData directive helps the assembler automatically calculate the length of the DMA transfer. If the transfer does not end on a 16 byte (quadword) boundary, the assembler will pad the last quadword with VIF NOP codes.

The DMA list that the assembler has just created now looks like this:

UNPACK 4_32, 0, 4	STCYCL 4,4	DMA (end tag			
Matrix M(0,3)	Matrix M(0,2)	Matrix M(0,1)	Matrix M(0,0)			
Matrix M(1,3)	Matrix M(1,2)	Matrix M(1,1)	Matrix M(1,0)	Transferred to VIF0		
Matrix M(2,3)	Matrix M(2,2)	Matrix M(2,1)	Matrix M(2,0)			
Matrix M(3,3)	Matrix M(3,2)	Matrix M(3,1)	Matrix M(3,0)			
NOP	NOP	NOP	MSCAL 0			
(high bits)	128 bits		(lo bits)			

Although the DMA tag itself is transferred with the rest of the data (because the DMA channel's TTE bit will be set to 1), the VIF knows to automatically ignore it.

As the diagram shows, the assembler has created two VIF codes from the UNPACK assembler opcode (STCYCL and UNPACK). These have been placed in the upper 64 bits of the DMA tag quadword because '.DmaVifPacket 1' was specified.

```
ProgramAndData:

DMAend *

UNPACK 4, 4, V4_32, 4, *

.float -100, -100, 0, 1

.float 100, -100, 0, 1

.float -100, 100, 0, 1

.float 100, 100, 0, 1

.float 100, 100, 0, 1

.EndUnpack
```

This is a new separate DMA list that uploads the vertices and the microprogram to VU0. It is much the same as the first DMA list. The UNPACK/.EndUnpack pair place the vertices at VU0 Mem0 address 4, using the same method used in the first DMA list.

```
MPG 0, * ; Upload program to address 0
```

This VIF code begins transmission of a VU0 microprogram. It takes two parameters, the MicroMem0 start address of the program, and the length of the program to follow. Once again the '*' and a .EndMpg directive are used to automatically calculate the length.

MPG is the only VIF code where the memory alignment of the data to follow is important. Normally, data that follows a VIF code only has to be word aligned (4 bytes). However, MPG data must be 8 byte aligned. The assembler knows this, and will insert a NOP just before the MPG instruction so that the program data is aligned to 8 bytes.

```
NOP
                                      TADDTU
                                                   VI01, VI00, 4
NOP
                                      IADDIU
                                                   VI02, VI00, 0
NOP
                                      IADDIU
                                                  VI03, VI00, 4
NOP
                                      IBNE VI01, VI00, loop
NOP
NOP[e]
                                      NOP
.EndMPG
.EndDmaData
```

The program is unchanged from Example 4.

This creates the following DMA list:

UNPACK 4_32, 0, 4	STCYCL 4,4	DMA (end tag		
1	0	-100	-100		
1	0	-100	100		
1	0	100	-100		
1	0	100	100		
NOP IADDIU	VI01, VI00, 4	MPG 0, 0x17	NOP	Transferred to VIF0	
NOP IADDIU	VI03, VI00, 4	NOP IADDIU V	102, VI00, 0		
	••				
NOP[e]	NOP	NOP	NOP		
MOP[e]	NOF[e] NOF NOF				
(high bits)	128	bits	(lo bits)		

Walkthrough – C program

```
extern sceVu0FMATRIX LocalToScreenMatrix __attribute__((section(".vudata")));
extern u_long128 MatrixAndStart __attribute__((section(".vudata")));
extern u_long128 ProgramAndData __attribute__((section(".vudata")));
```

These external references refer to the transformation matrix within the DMA list defined in the VU listing above, and the addresses of the predefined DMA lists.

This function sets the TTE bit in the control register of the VIF0 channel. This will transfer the tag along with the rest of the data for the VIF0 channel only.

```
// Transfer vertices and VU0 microcode into MicroMem0
shellDmaStartChain(SHELLDMA_CHANNEL_VIF0, (ShellDmaTag*)&ProgramAndData);
```

The program and vertex data only have to be uploaded once, so this is performed here before the main loop. The VIF codes take care of placing the data in the correct area of VU RAM.

Uncached memory access

```
pLocalToScreenMatrix =
   (sceVu0FMATRIX *)(((u_int)&LocalToScreenMatrix & 0x0fffffff) | 0x20000000);
```

The transformation matrix will be created and uploaded every frame. The EE core address where the matrix is loaded from is &LocalToScreenMatrix. This function initialises a pointer to that address. The binary operations make sure that the high nibble of the address is set to 0x2. This places the pointer in uncached memory.

The EE has 3 ways to access the same address in main memory. These are cached, uncached, and uncached accelerated. The type of access is determined from the value of the address' high nibble. If

the high nibble is 0x0, then the address is considered cached. If it is 0x2, then it is uncached. If it is 0x3, then it is uncached accelerated.

For example, address 0x00010000, 0x20010000 and 0x30010000 all map to the same address in EE main memory, however the first is cached, the second is uncached and the third is uncached accelerated. [Scratchpad RAM lies at 0x70000000 and is considered to be uncached].

When cached memory is read, it is loaded into the cache if it is not already there. When it is written, it is not stored back to main memory until it is flushed. A flush happens according to the caching algorithm inside the EE core, or explicitly due to a FlushCache(0) call. If cached memory is written to and FlushCache is not called, it is not guaranteed that main memory is consistent with the current state of the cache.

When uncached memory is written to, the data is immediately stored back to memory and to the cache. It is used when creating or adjusting data that will be transferred by DMA, since the DMA does not know about the cache. This is why it is used in this example.

'Uncached accelerated' memory works in a different way. There is a separate cache, only one cache line wide. When the data is read from an uncached accelerated address, it is also read into this cache line if it is not already present. Subsequent reads from the same address or addresses within the same cache line will access the one line cache instead of main memory. This allows faster processing of sequential data without destroying the existing contents of the main cache.

Because the program adjusts a DMA list, and the DMAC knows nothing of the cache, the program uses an uncached address to refer to the transformation matrix. When data is written to this address, the data will be stored immediately. This means a FlushCache(0) call is unnecessary, which is better for performance as FlushCache is very slow and should be avoided where possible.

```
// Create the final Local->Screen matrix
mulMatrix(*pLocalToScreenMatrix, LocalToWorldMatrix, WorldToScreenMatrix);
```

Here the matrix is calculated and saved into the DMA list.

```
shellDmaStartChain(SHELLDMA_CHANNEL_VIF0, &MatrixAndStart);
```

The DMA to the VIF0 is started. This will upload the matrix to Mem0 and activate the program.

```
spr = (u_long *)SPR;
*(spr++) = squareGIFTag[0];
*(spr++) = squareGIFTag[1];
*(spr++) = polyColour[0];
*(spr++) = polyColour[1];
```

Here we see the first example of parallelism. While the DMA transfer to the VIF0 is taking place, the EE core starts building the DMA list. Both operations happen at the same time. By running tasks like this in parallel, we can get much greater performance out of the EE.

```
// Wait for DMA and program to complete
sceDmaSync(dmaVif0, 0, 0);
while((*VIF0_STAT & 3) != 0); // Wait for VIF to become idle
asm("vnop");
```

Before the DMA transfer from SPR to the GIF can take place, the EE core needs to copy the results out of VU0 memory. To ensure the VU0 has completed its task, a library call waits for the DMA to finish (the STR bit in the channel's control register will be 0 when the DMA channel is not running), then a while loop waits for the VIF to be idle. Finally a "vnop" macromode instruction is used, which stalls the EE core until the VU0 has completed executing any microprograms. There are more efficient ways to check whether the VU0 has completed its task, but they are not covered here.

VIF FIFO

The DMA transfers data to the VIF in quadwords. It splits the quadword into 4 words of 32 bits each, and places them into a FIFO. The FIFO is 8 qwords long for the VU0, and 16 qwords long for the VU1.

The DMA transfer fills up the FIFO at it's input end, and the VIF extracts commands and data from the other end. If the FIFO fills up too quickly (the DMA is transferring faster than the VIF can process words), then the DMA will stall until there is free space.

When the DMA has completed its transfer, it halts. However, there may still be words left in the FIFO that the VIF has left to process. Therefore testing to see whether the DMA has halted is not sufficient to guarantee that the VIF/VU have completed their processing. This is why it is necessary to wait for the VIF to become idle (the purpose of the while loop).

Once the VIF is idle, it is assured that all data transferred to the VU has passed through the VIF. However, the VIF may still be executing the microprogram. The vnop instruction stalls the EE until the VU0 microprogram halts.

It is good practice to keep synchronisation issues like this in mind when trying to run two or more processors in parallel.

```
copyAlignedQWords((u_long128 *)spr, (u_long128 *)0x11004080, 4);
shellDmaStart( SHELLDMA_CHANNEL_GIF, (void*)SPR, 6);
```

Now that the application is sure that the DMA transfer has completed and the VIF0 program has ended, the transformed data is copied from VU0 memory to the scratchpad DMA list, where it is transferred to the GIF, as performed in Example 4.

Summary

This example consists of two programs. One is the VU0 program, that uses a transformation matrix and 4 vertices stored in VU0 memory, and transforms all the vertices and stores them elsewhere in VU0 memory. The other is the 'main' program and runs on the EE core. It creates a transformation matrix every frame and uploads it to VU0 memory using the DMA. This DMA list also activates the VU0 microprogram. When the microprogram is complete, the results are copied out of VU0 memory into a new DMA list. This is a GS packet that is transferred to the GIF.

Section I - Example 6 – VU1 micromode

In this example, the VU1 is used instead of the VU0, and it directly uploads the results to the GIF via the PATH1 DMA channel.

The VU1 can dynamically create GS packets and send them to the GIF via a direct connection called PATH1. This can remove some of the workload from the EE core.

Instead of the VU0 calculating the transformed vertices and the EE copying the results to scratchpad RAM, the example runs a VU1 microprogram that creates the GS packet in VU1 RAM. This packet is then sent to the GIF over PATH1.

This example is very similar to Example 5. The main difference is that the VU1 program creates the GS packet on the fly, instead of the EE core creating it on scratchpad RAM.

Example 6 – VU assembler walkthough

This program is very similar to the previous example. This section only covers the changes.

```
UNPACK 4, 4, V4_32, 4, * ;// Vertices
.float -100, -100, 0, 1
.float 100, -100, 0, 1
.float -100, 100, 0, 1
.float 100, 100, 0, 1

GIFpacked PRIM=0X04, REGS={ RGBAQ, XYZ2, XYZ2, XYZ2, XYZ2 }, NLOOP=1, EOP
.EndGif
.word 0x80, 0x80, 0, 0 ; Colour
.EndUnpack
```

This UNPACK instruction previously transferred the source vertices. In this example, it additionally transfers the GIF tag we will use. The GIF tag never changes, so it is possible to assemble it in advance.

Following the GIF tag is the colour, which is the first GS register setting in the GS packet.

The program will build the GS packet in the area directly following this quadword.

```
NOP IADDIU VI04, VI00, 10
```

This instruction has changed from the previous example. It loads the destination address of the transformed vertices into VI04. This value has been changed from 8 to 10. This is because the GIF tag now lies at address 8, and the colour lies at address 9. The VU program will place the transformed vertices starting at address 10. This will complete the GS packet. [Recall that the GS packet will be comprised of the GIF tag, a polygon colour, and 4 vertex settings.]

```
NOP IADDIU VI04, VI00, 8 ; Address of GIFtag
NOP[e] XGKICK VI04
```

There are two new instructions here, directly after the conditional branch. The first loads the value 8 into register VI04. This is the address of the GS packet that we want to send to the GIF.

The second is a new instruction, only available on VU1. This is the XGKICK instruction, and it sends the GS packet to the GIF via PATH1. The parameter is a register holding the start address of the GS packet.

The [e] bit is set on the last line, so the microprogram will halt after the XGKICK instruction.


EOP bit

The EOP bit is a field in the GIF tag, and stands for End Of Packet. It is only set in the last GIF tag in a GS packet. It is used by both the VU1 and the GIF.

The VU1 uses the EOP to determine when to stop transferring data to the GIF from VU1 memory (when using the XGKICK instruction).

The XGKICK instruction is passed the address of a GIF tag. It sends this GIF tag to the GIF, and sends the following quadwords as the data. It knows the length of the data following the GIF tag, because this can be determined by the FLG, NREG and NLOOP fields in the GIF tag.

When the GIF tag and data has been transferred by the XGKICK, it checks the EOP bit in the GIF tag. If this was 1, the XGKICK finishes the transfer. If EOP is 0, the XGKICK moves onto the next quadword and starts the cycle over again. This way, multiple GS primitives can be sent with one XGKICK instruction.



Note 1: In this example, we are sending a single GS packet, which is comprised of a single GS primitive.

Note 2: XGKICK starts the transfer, and it will not stall the pipeline (unless a transfer is already in progress). Thus it is possible to write programs that create GS packets and send them using XGKICK, then continue processing more data while the XGKICK transfers the packet in the background.

Using the EOP to suppress path switches

When the GIF finished transferring a GS packet (that is, when it has just transferred a GS primitive where the EOP=1), it performs arbitration from its three sources: PATH1, PATH2 and PATH3. This may involve switching from one PATH to another PATH, to allow fair use of the GIF. Careful use of the EOP bit is required to prevent errors arising from race conditions, when multiple PATHSs are transferring to the GIF at the same time.


When the GIF changes its source of input from one path to another, this action is called a path switch. This is automatic and transparent to the processes supplying data to the three PATHs. A path switch may only occur at the end of transferring a GS packet.

When EOP is 1, path switches are allowed. When EOP is 0, path switches are suppressed.

For example, the application may want to use one GS primitive (GIF tag + data) that sets the texture registers, followed by another GS primitive that uses those texture registers. Because the GIF can execute a path switch after processing a GS packet, the GIF may switch to another PATH that sends a GS primitive that changes the texture registers again. When the GIF switches back to the original

PATH, the registers will be different to what the new GS primitive was expecting. To explicitly prevent this type of race condition, the EOP bit is used to indicate when a path switch is acceptable.

The diagram below illustrates the problem. GS packet X is followed by GS packet Y (both in PATH1), and GS packet Y relies on register settings performed by GS packet X. GS packet Z (in PATH2) writes to the same registers as GS packet X. In the first situation, the EOP is set to 1 and by chance there is a switch, so GS packet Y uses incorrect register settings and therefore draws incorrectly. In the second situation, EOP is set to 0 in GS primitive X which effectively binds GS primitive X and GS primitive Y into a single GS packet. A path switch is suppressed between X and Y, and so GS primitive Y is drawn using the correct register settings.



In this example, the program only uses one PATH (PATH1), so the EOP bit is not used to suppress path switches, it is only used to indicate to the VU1 where to end the transfer of GS data. However, it is good practice to set EOP to 1 unless you know you need it set to 0.

Example 6 - C program walkthrough

There is little to walkthrough in this new version, because more of the workload is now performed by VU1. The program still creates the transformation matrix, uploads it and activates the program, but no longer has to build the GS packet. There is no other task for it to perform.

Summary

This example changed the VU0 microprogram so that it ran on VU1, and built the GS packet directly in VU1 RAM. The microprogram sends that over PATH1 to the GIF, so the EE core no longer has to perform the task of building and sending the GS packet.

Section J - Example 7 - Field & Frame mode


This example makes a very simple change to the code which halves the amount of VRAM required for the display buffers. The only proviso for using this optimisation is that the program must update the screen every frame.


Television Fields

If you have never worked with television display output, or have only worked on low-resolution (non-interlaced) games, you will need to know about television fields.

A television has a number of scanlines running left to right that the electron beam travels along drawing the picture. The TV scans the electron beam from left to right, top to bottom, and performs this every 60th of a second (NTSC, as used in Japan and the US) or every 50th of a second (PAL, as used in Europe and Oceania). One complete scan from top to bottom is called a frame.

When the standard was created many years ago, the technology was not sufficiently advanced to scan along every scanline every frame. Instead, the beam alternates between odd and even scanlines every frame. That is, in the first frame only the even scanlines are scanned, then in the next frame the odd scanlines are scanned, and so on.





Because the scanlines are drawn in an interleaved fashion, this method is called "interlacing". All PlayStation 2 games should run in interlace mode.

The set of either odd scanlines or even scanlines is called a field.

When the Graphics Synthesiser was initialised in the previous examples, the call used was:

The 1st parameter specified whether the GS synthesiser should output the graphics in interlace mode. If it is not in interlace mode (SHELLDISP_NO_INTERLACE), then every frame is output at 50/60 Hz to the even scanlines only.

The advantage of SHELLDISP_NO_INTERLACE mode is that if the game slows down and therefore takes longer than a frame to swap the double buffers, the user will just notice frame rate slowdown. This is because the previous buffer will be drawn over the same scanlines, so it looks like the same image is staying on screen longer. This is a moot point however, since all PlayStation 2 games should run in interlace mode (that is, use both fields of the TV display).

Field/Frame based drawing

If the odd and even fields are to be displayed then how is this arranged in the drawing buffer?

640x448 buffer 1
Contains both odd and even scanlines

640x448 buffer 2
Contains both odd and even scanlines

Z Buffer

This is one possible configuration, set by using the SHELLDISP_INTERLACE_FIELD mode, and was used for all previous examples. There are two buffers (for double buffering), and each buffer is 640x448 in size.


The width is 640 because the best resolution a standard television can get is 640 pixels per scanline. The height is 448 because that is the total number of odd and even scanlines on an NTSC television. On a PAL television it is 512.

Each buffer contains both the odd and even scanlines, interleaved. The program sets the GS to display buffer 1 while drawing to buffer 2, then swaps the buffers when drawing is complete.

If the GS is set to SHELLDISP_INTERLACE_FIELD mode (or simply field mode), as it was for the previous examples, then it will read alternate lines in the display buffer when sending the lines to the TV, knowing that the odd and even scanlines of the display buffer are interleaved. Thus the correct image will be output to the screen.

Display buffer (reading odd scanlines). Skips even scanlines.

Reading the display buffer in FIELD mode



(This diagram only displays the buffer reading the odd scanlines. The scanlines are alternated for the even scanlines)

The advantage of this mode is that if it takes the program longer than a frame to update the drawing buffer, the display hardware will continue to use the current display buffer. It will automatically cycle between sending the odd and even lines of the display buffer to the TV.

The disadvantage with this method is that it uses a lot of GS VRAM. With only 4MB of VRAM inside the GS, space is at a premium, so any technique that can be used to save space is worth using.

Frame mode

While giving you the option to use field mode, the designers of the PlayStation 2 realised that most games will run at 50Hz (PAL) or 60Hz (NTSC). This allows some memory saving optimisations.

If the game updates the drawing buffer at full frame rate (50/60 Hz) then the program will be swapping between display and drawing buffers every frame. This will mean that, in field mode, half the memory is being wasted. This is because the program is swapping draw/display buffers at the same rate as the frame rate, and therefore one buffer will only ever display odd scanlines while the other buffer only ever displays even scanlines. (This is only true if the display buffer is updated and swapped every frame)

Let's say that although buffer 1 is 640x448 high, only the odd lines will ever be displayed in it. And although buffer 2 is also 640x448 high, only the even scanlines will ever be displayed in it. In this case, what is the point of storing the even scanlines in buffer 1, and the odd scanlines in buffer 2? In addition, half of the Z buffer is wasted because half of the lines written to are never displayed.


The designers of the GS saw that if (and only if) the drawing/display buffers were updated and swapped every frame, then half the GS memory would be wasted. Therefore there is another mode, called frame mode that the GS can use to display buffers.

In this mode, the GS does not skip every other line when it reads the display buffer to output the scanlines to the TV. Instead it assumes the buffer holds only the odd or even fields, and reads consecutive lines. It still outputs to every other scanline on the TV, of course.

Display buffer (reading odd scanlines)

Reading the display

buffer in FRAME mode TV output (odd scanlines)



(This diagram only displays the buffer reading the odd scanlines. The scanlines are alternated for the even scanlines)

So instead of defining the two buffers to be 640x448 each, it is now possible to define them to be only half the vertical height, since only half of the scanlines will be used. So each buffer is now 640x224 in dimension. One will display the odd scanlines and the other will display the even scanlines. The Z buffer can also afford to be half the size. This technique has halved the memory requirements for the display/draw buffers! The only proviso is that the game must update and swap the buffers at full frame rate (50/60Hz).

640x224 buffer 1

Contains only odd scanlines

640x224 buffer 2

Contains only even scanlines

Z Buffer (640x224) used for whichever drawing buffer is currently active.

Obviously, frame based drawing is the best method to use, since it saves so much VRAM. When using this mode, you have to be aware of a few things:

Firstly, the update rate must stay at 50Hz (PAL) or 60Hz (NTSC). If your game slows down and you miss swapping the buffers, then what is in the buffers will be out of sync with what the TV is expecting and the screen will display the wrong buffer. This will look like the game has dropped into low-resolution (no-interlace) mode, and is a very ugly effect.

Secondly, each buffer only stores either the odd or even scanlines. Therefore the rasteriser (the part of the GS that actually draws the polygons to VRAM) must render only the odd or even scanlines to the appropriate buffer. But the rasteriser does not know about even and odd scanlines...

To get the rasteriser to render the even scanlines only, it is required that all the Y vertices of any polygons must be scaled to half their size before being transformed to the 2048.0,2048.0 centre of the screen. Normally you would perform some transformation to obtain the Y component around the (0, 0, 0) origin, then add 2048.0 to the X and Y to centre them within GS primitive space. But now, you must halve the Y vertex before adding the 2048.0 value to the Y component.


The CameraToScreen Matrix can take care of this, so an extra mathematical operation is not required. One of the parameters to the sceVu0ViewScreenMatrix function is the X and Y scale. If you set the Y scale to 0.5, then the Y vertices will be halved before the 2048.0 value is added in the transformation.

Half Pixel Offset


Drawing the odd scanlines requires an extra operation. It is necessary to adjust the Y offset for odd frames.

"Half Pixel Offset" is the term used to describe the change in Y offset used every frame. If the program is running in interlaced mode and is rendering using frame based drawing, then Half Pixel Offset correction is required.

To explain why this is needed, here is a diagram of part of the screen display. Each box represents a scanline on the television screen. The display alternated between displaying even and odd frames. Even scanlines are physically positioned on the TV screen between the odd scanlines.



In this example, we wish to draw a line from scanline 0 to scanline 4. For example purposes, let's say the Y drawing offset is currently 0.



If using field based drawing, where even and odd scanlines are interleaved, then the start/end Y coordinates would be 0.0 and 4.0 respectively, as one would expect.

However, using frame based drawing where even and odd scanlines are not interleaved, it is necessary to specify different Y coordinates for both even and odd frames.

In the even frame buffer, only even scanlines are stored (0, 2, 4, 6, ...). Therefore instead of specifying 0 and 4 as the start and endpoints, the Y coordinates are halved, to 0 and 2. The point sampler in the GS rendering hardware will calculate the intersection of the line and the middle of the three scanlines in the way that is expected.

This renders correctly on the even frames, but not on the odd frames. For the odd frames we want to draw onto scanline 1 and scanline 3. So we still specify 0 and 2 as the Y coordinates but subtract 0.5 from the Y offset before doing so. This way we are effectively drawing the same line from -0.5 to 1.5. Because the GS expects drawing coordinates in a fixed-point format, it is possible to specify fractional coordinates such as this.

The scanline renderer will point sample this line from -0.5 to 1.5 and the intersection with the middle of the frame buffer line will be in the appropriate place.

```
(0) 1 --- Odd Offset is -0.5.

(1) 3 --- Odd Drawing from Y = 0 to Y = 2
```

When even frames are to be drawn, the Y offset must be reset to its original value. When odd frames are drawn, the Y offset must be reset to the original value minus 0.5. The PS2 Shell System changes the double buffer structure to the correct offset for you.

Example 7 of the sample code that uses frame based rendering. The output is identical to Example 6, but half the GS VRAM is used. Here are the important parts of the changes made to Example 6 to get it to run with frame based rendering.

Walkthrough

```
#define SCREEN HEIGHT 224 // NOTE: This is now half the size of the original
```

The screen height is halved, because each buffer now contains half the scanlines (either the odd or even scanlines).

```
shellDispInit( SHELLDISP_INTERLACE_FRAME, SHELLDISP_NTSC,
```

The first initialisation is of the screen. Notice the first parameter, which is now SHELLDISP_INTERLACE_FRAME instead of SHELLDISP_INTERLACE_FIELD.

```
sceVu0ViewScreenMatrix(
    CameraToScreenMatrix,
    512.0f,
    1.0f,
    0.5f,
    2048.0f,
    2048.0f,
    1.0f,
    16777215.0f,
    64.0f,
    65536.0f
);
```

This is the Camera To Screen matrix. Notice that the Y scale has been changed from 1.0 to 0.5. This will squash all polygons down to half their vertical size, although (2048, 2048) is still the centre of the screen.

The VU1 microcode was not changed.

Summary

The amount of VRAM used can be halved if the frame rate is kept constant at 50 Hz for PAL and 60 Hz for NTSC.

This is because in an interlaced screen, only the even or odd scanlines are every drawn in one frame.

The adjustments made to the code are:

- The GS initialisation (to use field based drawing).

 The transformation matrix (which scales the polygons down to half their vertical height).

Section K – Example 8 – Controllers and Console

In this example, a simple and easy way to get controller input is introduced.

The VU1 code remains the same as the code used in Example 6, so it is not repeated here.

Walkthrough

```
// Pad buffer
ShellPadData pad0;
```

Many years ago, game controllers were simply a set of microswitches that closed circuits when pressed, and the console could tell if a button was pressed just by examining the state of the pins.

Today, controllers are more sophisticated. On the PlayStation and PlayStation 2, each button does not have a wire that is linked directly to the console. Instead, the controller contains a microprocessor, and communicates with the console via a 2-way serial link.

When it is plugged in, the controller and application negotiate a mode to work in (for example, the application can request that the Dual Shock 2 controller locks into analog mode). The controller will then send packets of data describing the state of its buttons. On a DualShock 2, this packet includes which buttons are being pressed, how hard they are being pressed, and the position of the analog controllers. The application may send data back to the controller, for example vibration control data.

The second call opens Port 0, Slot 0. The Port number is either 0 or 1. Port 0 is the left hand controller port, and Port 1 is the right hand controller port. It should be left at 0. This program assumes that a DualShock 2 controller is plugged into Port 0, the left hand controller port. The dead-zone size indicates how big a movement is allowed before the pad registers movement.

Examining the state of the buttons

To examine the data, the program needs to call the following:

```
shellPadRead(&pad0);
```

In general, controllers need more management. There are two reasons for this. Firstly, when a controller is plugged in, it must negotiate with the console and the application. It may take a few milliseconds to become stable. If the application decides to change a controller's mode, then it may take a few milliseconds to adjust to that as well. The game must take into account that it may not always have a controller to read.

Also, the Technical Requirements Checklist states that the program must pause with a message if an invalid controller is inserted, or if a controller is removed during gameplay, or that a message must be displayed if a controller is plugged in that the game does not know how to handle. A 'real-world' application cannot simply read the incoming packet data and assume that a controller will be plugged in. However, this is fine for our example purposes.

Summary

This example covers very rudimentary ways of getting text output onto the screen and getting rudimentary input from a controller (both useful for debugging). Neither method would be used in production code, but is useful for the beginner.

Section L – More about the system

This brings you to the end of the examples. At this time, you should understand the following concepts:

- An overview of the system components (EE, IOP, SPU2 and GS).
- A basic understanding of the major EE components (EE core, DMAC, VIF0/VIF1, VU0/VU1, GIF)
- The ability to initiate DMA transfers to the GIF, VIF0 or VIF1, using either Normal Mode or Chain Mode (DMA tags).
- The ability to create GS packets in REGLIST mode and PACKED mode.
- A general understanding of the way a VU works, including how it performs calculations and runs programs.
- The ability to upload VU microprograms and run them.
- An understanding of Frame and Field modes, and how field mode save a lot of VRAM.
- A rudimentary ability to use the controller to get input, and the libraries to display text output.

These are the foundations of becoming a good EE programmer. It is essential that you have a good understanding of the DMA, the GIF tags and the GS. VU microprograms are essential to tapping the power of the system.


There are some loose ends that need to be covered, but didn't fit into the examples nicely. These will be covered in this section. We will only touch briefly on some areas – this is to help you get a better understanding of how the system works rather than to serve as a complete tutorial.

SIF and the SIF libraries

Recall that the IOP manages all the external peripherals like the memory cards, controllers and CD/DVD. Therefore it is necessary for the EE core to communicate with the IOP. This is performed over the Sub-bus InterFace (SIF). This is a set of 3 DMA channels that can send or receive data to/from the IOP.

SCE has designed a library and communications protocol to handle EE↔IOP data transfers over the SIF. The IOP operating system runs this protocol. Be careful when programming SIF DMA transfers, as you may interfere with the operation of the SIF libraries.

The SCE libraries that manage the SIF are in 3 layers. The layers and interfaces are essentially identical on both the IOP and the EE:



The SIF DMA API is transfers raw pieces of data between the EE and IOP.

The SIF Command API is used on one processor to call functions on the other processor (but no result can be returned).

The SIF Remote Procedure Call API (SIF RPC) is used on one processor to call functions on the other processor and return a result.

The EE cannot communicate directly with external peripherals, so many of the SCE EE libraries, such as the memory card, controller and CD/DVD handlers use a combination of the SIF DMA/Command/RPC libraries to communicate with the IOP kernel functions that actually do the work.

For example, when you call a memory card function such as <code>sceMcOpen()</code>, this uses the SIF RPC API to make a call to an IOP kernel function which performs the actual operation. Because it would be wasteful for the EE to wait while the IOP calls the function, the <code>sceMcOpen()</code> call is asynchronous, and returns immediately. The EE program can continue while the IOP function executes.

The EE can check whether the function has completed by calling sceMcSync(). This will return a value stating whether it has received a reply back from the IOP function yet.

EE and IOP kernel replacement

The IOP and EE run custom kernels that are built-in to the PlayStation 2. However it is possible for your application to temporarily replace these kernels with newer ones (supplied by SCE).

On the TOOL, this is achieved by changing the flash ROM in the development kit. This is performed through the 'dsflash' software, which uploads the new kernels. See the section headed "Changing the flash ROM in the TOOL" in Section A for more details.

It is not possible to permanently flash the ROM on a consumer model, but it is still possible to temporarily upgrade it for the life of your application, until the user hits the reset button. For consumer PlayStation 2 applications, the ROMs are kept in an '.IMG' file on the CD/DVD, and a function is used when the program starts to load the new kernels. The process generally looks like this (this is EE core code):

```
while (!sceSifRebootIop("cdrom:\\IOPRP241.IMG")); // Load new kernel from disc.
while (!sceSifSyncIop()); // Synchronise with the IOP.
sceCdInit(SCECdINIT); // Initialises the CD functions.
sceCdMmode(SCECdCD); // This function selects whether CDs or DVDs are used.
sceSifInitRpc(0); // this initialises the SIF RPC library.
```

This code is not necessary if you are developing on the TOOL, as the correct flash ROM should already have been installed.

The ".IMG" files to use are stored in /usr/local/sce/iop/modules/. The name of the IMG file is usually IOPRPxx.IMG, where xx is the library release (16 for library release 1.6, 214 for library release 2.1.4, etc).

Integer Types

It's worth noting that in C/C++:

```
byte 8 bits short 16 bits int 32 bits u_long/long 64 bits u_long128 128 bits
```

The letter 'L' at the end of a value tells the compiler to treat it as a 64 bit number. (e.g. 0x12345678ABCDEF00L)

Alignment

The EE core is very strict about alignment (as are all MIPS processors). You can only load data of a specific size using a single instruction if it is properly aligned.

Bytes	8 bits	alignment does not matter
Half words	16 bits	Lowest bit of address must be 0

Words	32 bits	Lowest 2 bits of address must be 0
Double words	64 bits	Lowest 3 bits of address must be 0
Ouad words	128 bits	Lowest 4 bits of address are considered to be 0

In all cases except the last, an address alignment exception is generated if the alignment is not correct. A quadword load/store instruction will not cause an address alignment exception if the lower 4 bits are not 0, however the lowest 4 bits will be considered by the memory controller to be zero, so you may get unexpected results if they are not.

In order to load data that is not aligned properly, more than one load instruction is needed. If you do not align your data in memory, you may be generating more code than necessary (and thereby reducing performance).

Alignment is also very important for other parts of the EE. For example, DMA tags must be quadword aligned, and VU microprograms must be aligned on a double word boundary (64 bits).

DMA speed is also affected. You can get a 30% DMA speed increase by aligning your DMA data onto a 128 byte boundary. (Note: This DMA data referred to includes DMA tags if you are transferring them [TTE=1], otherwise it does not).

Floating point

It is highly recommended that all references to variables of type 'double' are removed, and explicitly defined floating point numbers are appended with the letter 'f', e.g. 1.234f.

Normally the C language will assume that a floating point number such as 1.234 is a double precision number (64-bits). Although the compiler can generate code that handles doubles, the code will run much faster if the number is stored as a float (single precision, 32 bits), which is the natural storage and mathematical manipulation unit in the Emotion Engine (EE) and the VUs.

When 'f' is placed at the end of a floating point number in a C file, it is interpreted by the compiler as single precision, not double precision. Using 'f' at the end of floating point numbers creates code naturally suited to the EE and will significantly increase the speed of standard compiled code.

The PS2 architecture only supports floating point at single precision (32 bits for a single floating point number). However, C compilers by default support floating point with double precision. If you use a floating point number in your code, it will be stored as double precision (64 bits) unless you specify 'f' at the end of the number.

For example:

```
c = myFloatVal * 1.5;
```

Here 'c' and 'myFloatVal' are defined as a float. However the '1.5' is stored internally as double precision, so the resulting operations will be equivalent to:

```
double temp = floatToDouble(myFloatVal);
temp = doublePrecisionMultiply (temp, 1.5);
c = doubleToFloat( temp );
```

All these operations must be done in software as the hardware does not handle double precision numbers. These operations are very slow. However, if the 1.5 was stored as single precision (1.5f), then code segment converts to:

```
c = multiply(myFloatVal, 1.5f);
```

The multiply is a hardware single precision floating point multiply, so obviously this method is a lot faster. If any double precision arithmetic is used, the compiler will use software to process it, which is very slow in comparison to hardware floating point calculations.

Additionally, make sure that you use the single precision versions of mathematical functions (replace sin() with fsin(), etc).

short-double

There is a GCC compiler option (-fshort-double) that will automatically set the size of a double to the same size as a float (i.e. 32 bits). If you use this compiler option, then any values encountered are considered to be single precision, so you do not have to specify 'f' at the end of each of your numbers.

However, printf (and all printf related functions like sprintf) always expects a 64 bit double if '%f' is used in the format string, so this may cause problems if you are using printf. The solution is to write your own version of printf or simply don't use floating point values in format strings.

To check if you have removed all double precision references in your code, get the linker to generate a map file and search it for functions like dptofp and fptodp (These convert between double and single precision). If the linker is adding these functions in, then there must still be an element of your code that is not completely double precision free.

Packet libraries

If you examine the various pieces of sample code in /usr/local/sce/ee/sample/, you will see that some of them use a library called libpkt, or the Packet Library. This library allows you to construct DMA, VIF and GIF packets, and manages alignment and setting the correct fields in the tags.

It is the author's opinion that you do NOT invest time learning and using these libraries. They exist to allow speedy development, but are far from efficient. For a new programmer, your time is better spent learning how the DMA, VIF and GIF work at the register level. The result will be that you'll have a much better understanding of how the DMA/VIF/GIF work, and be able to debug code faster.

DMA Debug library

Invariably, when you are experimenting with building your own DMA, VIF and GIF lists, things will go wrong. For this reason, there is a library on the website called DMAdebug that can disassemble DMA, VIF and GIF lists, and point out errors and possible errors in the lists. Full instructions are included in the package.

If you are using IDEs from SN Systems or Metrowerks, then be aware that these products have built in DMA debuggers, and can prove invaluable for debugging DMA lists.

Conclusion

Now that you have seen examples of how to use the various components of the EE, you can begin to write simple programs that use these components. There is a lot of material to learn, but the learning curve is fairly steep and you should advance fairly quickly.

It is fairly simple to write a PlayStation 2 program, as you have seen here. And it is obvious that the EE core, VU0, VU1 and the GS are extremely powerful. But it is not obvious how to design a PlayStation 2 program that uses these components to their fullest capabilities.

One of our aims is to help you get the best performance from your programs, to truly do justice to the massive power of the PlayStation 2.

Please contact us at scee_support@ps2-pro.com (SCEE region developers) or scea_support@ps2-pro.com (SCEA region developers) for advice about designing your PlayStation 2 applications.

Glossary

- CD/DVD Compact Disc/Digital Versatile Disc. The storage medium for PlayStation 2 applications. Applications come on either a CD or a DVD disc. A CD can store about 650 MB, a DVD around 4 GB.
- Debug Station Identical to a normal PlayStation 2, except that it has no copy protection on gold discs. It can play games on gold disc from all three regions, but can only play final games (those pressed in factories by Sony) from its own region.
- TOOL Development Kit. The big black PlayStation 2 used to develop applications (DTL-T10000). A TOOL has 4 times the EE RAM and 4 times the IOP RAM of a consumer PlayStation 2.
- DMA Direct Memory Access. The mechanism used to transfer data between various subsystems. In general, a source address, destination sub-system and data size is selected, and the data is automatically transferred to the destination by the DMA Controller (DMAC).
- DMAC DMA Controller. See DMA.
- DMA List A chain of DMA Tags that comprise a single DMA channel data transfer.
- DMA Tag An arbitrarily placed quadword aligned long word (64 bits), that is interpreted by the DMA Controller, and specifies the address and length of data to transfer.
- EE Emotion Engine. The chip that contains a MIPS core, the VUs, VIFs, SPR, DMAC, memory controller, SPR, IPU, GIF and SIF.
- GIF Graphics synthesiser InterFace. The interface between the EE and the GS. VU1, VIF1 and the EE core all have direct access to the GIF.
- GS Graphics Synthesiser. The chip that draws the polygons and contains the frame buffer and Z buffer.
- IOP Input/Output Processor. The processor that handles all interfaces with peripherals (sound, iLink, CD/DVD, USB, controllers, memory cards), and is also connected to the EE (via the SIF).
- IPU Image Processing Unit. The unit that can perform Discreet Cosine Transforms (DCTs) on portions of images, and perform colour space conversions. Used for processing MPEG and JPEG files.
- MFIFO Memory First In First Out. A mechanism for transferring data between one peripheral and another via EE memory (e.g. input SIF to output VIF1), in such a way that the transfer speed of the source does not exceed the transfer speed of the drain.
- QWORD Quad Word. A word that is 16 bytes wide (or 4 words, hence the name). A total of 128 bits. The DMA transfers data in units of one word for the SIF channels, and one qword for all other channels.
- SIF Sub-bus InterFace. The interface used to transfer data between the IOP and the EE. The SIF has 3 DMA channels used for EE<-> IOP communication.
- SPR Scratch Pad Ram 16KB of RAM embedded on the EE. The start of it is located at address 0x70000000. Because it is on the EE core, it only takes one cycle to access it, so it is very fast, and useful for storing temporary structures.

- VIF Vector unit InferFace. The interface used to transfer data to a VU's memory. Each Vector Unit has a VIF. A VIF can perform operations on the data that passes through it (via DMA), and also activate VU programs.
- VLIW Very Long Instruction Word. Describes the opcode architecture of the VUs. In this architecture, a single instruction word contains two instructions, one for the floating point units and the other for the integer unit.
- VPU Vector Processing Unit. See VU.
- VU Vector Unit. A parallel processor embedded on the EE (of which there are two, VU0 and VU1). Each has their own memory for data and code (4KB + 4KB for VU0 and 16KB+16KB for VU1).