

1. Schematic Page Description :

Origins Schematic Ver :

01

SoC I2C table

Function	Channel	Read	Write
NA	I2C0	0x?	
PMIC	I2C1	0x?	0x?
Audio codec	I2C4		
Track Pad	I2C5		
EC	I2C6		

EC SMBus/I2C table

Function	Channel	Address
Battery/charger	SMB0	
NA	SMB1	
PCH	I2C1	
NA	I2C2	
Thermal	I2C3	

Current sensor address

Function	Channel	Function	Channel
+VBATA	0x47	+VCC_OUT	0x40
+V5A	0x43	+VGG	0x44
+V3P3A	0x4B	+VNN	0x45
+V1P05A	0x46	+VDDQ_OUT	0x41
+V1P8A	0x49		

USB3/2 port mapping


USB3 Port No#	Usage	USB2 Port No#	Usage
USB3P0	NA	USB2P0	NA
USB3P1	I/O	USB2P1	I/O(3.0)
USB3P2	I/O	USB2P2	I/O(3.0)
USB3P3	NA	USB2P3	CCD
		USB2P4	BT


PCIe port mapping

PCIe port No#	Usage	PCIe CLK#	Usage
PCIe_0	NA	PCIe_CLK0	NA
PCIe_1	NA	PCIe_CLK1	NA
PCIe_2	WLAN	PCIe_CLK2	WLAN
PCIe_3	NA	PCIe_CLK3	NA


NL6C Chromebook

Intel Braswell Platform Block Diagram



		PROJECT : NL6C	
		Quanta Computer Inc.	
Document Number		SMBUS_I2C	
Date	Tuesday, April 12, 2016	Sheet	4 of 41





07

BSW_MCP_EDS




SoC (CPU)


08

DISPLAY MAPPING	
DDI0	NA
DDI1	eDP
DDI2	HDMI



SD MAPPING	
SDMMC1	EMMC
SDMMC2	NC
SDMMC3	SD card



SoC (CPU) BRASWELL - I2C, XDP, SM BUS





RAMID



For BOM, place BOT side

19.2MHz X'tal

0312 added KBD_ALERT pin to notify SoC to lock ME FW
Keep reserving this feature in DVT build

Vender	RAM_ID3	RAM_ID[2..0]	Q PN	Mfr. PN	Freq.	Size	Total Size
Samsung	0 (1-CH)	000	AKD5QWST508	K4E8E304EE-EGCF	1866MHz	4Gb	2GB
Hynix	0 (1-CH)	001	AKD5RW0TW53	H9CCNN8GTMLAR-NUD	1866MHz	4Gb	2GB
Micron	0 (1-CH)	010	AKD5QWSTL01	MT52L256M32D1PF-107	1866MHz	4Gb	2GB
Samsung	0 (1-CH)	011	AKD5QWST521	K4E8E324EB-EGCF	1866MHz	4Gb	2GB
Micron	0 (1-CH)	100	AKD5QWWT401	EDF8132A3MA-JD-F-R	1866MHz	4Gb	2GB
Samsung	1 (2-CH)	000	AKD5QWST508	K4E8E304EE-EGCF	1866MHz	4Gb	4GB
Hynix	1 (2-CH)	001	AKD5RW0TW53	H9CCNN8GTMLAR-NUD	1866MHz	4Gb	4GB
Micron	1 (2-CH)	010	AKD5QWSTL01	MT52L256M32D1PF-107	1866MHz	4Gb	4GB
Samsung	1 (2-CH)	011	AKD5QWST521	K4E8E324EB-EGCF	1866MHz	4Gb	4GB
Micron	1 (2-CH)	100	AKD5QWWT401	EDF8132A3MA-JD-F-R	1866MHz	4Gb	4GB

PROJECT : NL6C
Quanta Computer Inc.


Size: Document Number
BSW 5/10 (I2C/DFX/GPIO)


Date: Tuesday, April 12, 2016 Sheet 10 of 41 Rev 1A

BRASWELL - USB INTERFACE

11

SoC (CPU)






PROJECT : NL6C

Quanta Computer Inc.


Size	Document Number	Rev
	BSW 6/10 (USB)	1A
Date:	Tuesday, April 12, 2016	Sheet 11 of 41

BRASWELL - JTAG, LPC, THERMAL, PMU



SoC (CPU)





RTC Circuitry(RTC)




PROJECT : NL6C			
Quanta Computer Inc.			
Size	Document Number	Rev	
	BSW 7/10 (JTAG/LPC/PMU)	1A	
Date:	Tuesday, April 12, 2016	Sheet	12 of 41





BRASWELL - GND

15



16


PULL-UPS AND DOWNS FOR XDP SIGNALS

APS




[HTTPS://EN-MANUALS.CLAN.SU](https://en-manuals.clan.su)


bit:32-63




VOLTAGE MERGE





bit:0-31

[illegible]

Distributed around all LPDDR3 devices (CHB)



			+VDDQ ₀
M1 CS0_N	R203	Ch-Bus (0.6, 6 F, 4)	
M1 CS1_N	R203	Ch-Bus (0.6, 6 F, 4)	
M1 CS2_N	R204	Ch-Bus (0.6, 6 F, 4)	
M1 CKE1	R208	Ch-Bus (0.6, 6 F, 4)	
M1 A0	R241	Ch-Bus (0.6, 6 F, 4)	
M1 A1	R252	Ch-Bus (0.6, 6 F, 4)	
M1 A2	R241	Ch-Bus (0.6, 6 F, 4)	
M1 A3	R252	Ch-Bus (0.6, 6 F, 4)	
M1 A4	R241	Ch-Bus (0.6, 6 F, 4)	
M1 A5	R213	Ch-Bus (0.6, 6 F, 4)	
M1 A6	R228	Ch-Bus (0.6, 6 F, 4)	
M1 A7	R230	Ch-Bus (0.6, 6 F, 4)	
M1 A8	R227	Ch-Bus (0.6, 6 F, 4)	
M1 A9	R222	Ch-Bus (0.6, 6 F, 4)	
M1 B A0	R236	Ch-Bus (0.6, 6 F, 4)	
M1 B1	R239	Ch-Bus (0.6, 6 F, 4)	
M1 B2	R211	Ch-Bus (0.6, 6 F, 4)	
M1 B3	R210	Ch-Bus (0.6, 6 F, 4)	
M1 B4	R240	Ch-Bus (0.6, 6 F, 4)	
M1 B5	R221	Ch-Bus (0.6, 6 F, 4)	
M1 B6	R244	Ch-Bus (0.6, 6 F, 4)	
M1 B7	R220	Ch-Bus (0.6, 6 F, 4)	
M1 B8	R223	Ch-Bus (0.6, 6 F, 4)	
M1 B9	R245	Ch-Bus (0.6, 6 F, 4)	



[35] [35]

[35] TS_INT#

[35] I2C_D_SCL_CONN

I2C_D_SDA_CONN

TOUCHPANEL_PWREN

CN14

2 7

3 8

4 9

5 10

*TS_CONN_6P

+V3P3A_TS

C367 "0.1U/16V_4"

R627 "0.6"

U30

D 2

S 3


GND 4

R628 "10K_4"

"SLG5NT1547V"

[30] TOUCHPANEL_PWREN

Card Reader (CRD)



Card Reader (CRD)

This is full size SD card (push-push type)



[8] EMMC_D0

[7] EMMC_D1

[6] EMMC_D2

[5] EMMC_D3

[4] EMMC_D4

[3] EMMC_D5

[2] EMMC_D6

[1] EMMC_D7

EMMC_CMD


EMMC_CLK

[12,16,34] SOC_PLTRST#

R423

0

0 OHM SERIES TERMINATIONS ARE PLACEHOLDERS. VALUE MAY CHANGE




```

16G
Samsung-->K1LMAG2WEMB-B031-AKE2RF-T505-- IC FLASH(153)K1LMAG2WEMB-B031(FBGA)STNBSQ
Hynix--> H26M52103FMR (0x03)--AR0ZHQRI000--PROG IC FLASH(153P)H26M52103FMR STNBSQ


32G
Samsung-->K1LMBQ4WERC-B031--AKE3SE-T500--IC FLASH(153)K1LMBQ4WERC-B031(FBGA)STNBSQ
Hynix--> H26M64103EMR (0x03)--AR0ZHQRI001--PROG IC FLASH(153P)H26M64103EMR STNBSQ

```


 <div style="text-align: center;"> PROJECT : NL6C Quanta Computer Inc. </div>	
Size	Document Number <div style="text-align: center;">SDIO/eMMC/TS</div>
Date: Tuesday, April 12, 2016	Sheet 19 of 41 Rev 1

eDP PANEL CONTROL

LCD(LDS)




eDP Power



eDP CONNECTOR


20

LCD(LDS)




CAMERA - POWER AND USB CMC

Front Camera(FCM)




ESD




Layout note: Place close to CN9



		PROJECT : NL6C	
		Quanta Computer Inc.	
Size	Document Number	eDP/CCD/DMIC	
Date:	Tuesday, April 12, 2016	Sheet	20 of 41
		Rev	1A

PIN7 OD	PIN39 OD	PIN49 OD
PIN14 OD	PIN41 OD	PIN50 OD
PIN19 OD	PIN43 OD	
PIN22 OD	PIN44 OD	
PIN28 OD	PIN45 OD	
PIN30 OD	PIN46 OD	
PIN37 OD	PIN47 OD	
PIN38 OD	PIN48 OD	




 PROJECT : NL6C Quanta Computer Inc.		Size	Document Number	Rev	
		Google Debug			1A
Date:	Tuesday, April 12, 2016	Sheet	21	of	41

HDMI CONNECTOR




ESD 靠近HDMI CONNECTOR(CN2)



Layout note:Place close to HDMI Conn


EMI



BSW Strapping Table (based on EDS V1.0), sampled on the rising edge of PMU_RSMRST_N


Pin Name	Strap description	Configuration
GPIO_SUS0	DDI0 Detect	0 = DDI0 not detected 1 = DDI0 detected
GPIO_SUS1	DDI1 Detect	0 = DDI1 not detected 1 = DDI1 detected
GPIO_SUS2	Top Swap (A16 Override)	0 = change boot loader address 1 = Normal operation
GPIO_SUS3	DSI Display Detect (Leave floating if GPIO functionality is not used, it is not POR)	0 = DSI not detected 1 = DSI detected
GPIO_SUS4	BIOS Boot Selection	0 = No SPI 1 = SPI
GPIO_SUS5	Security Flash Descriptors	0 = Not support 1 = Normal operation
GPIO_SUS6	Halt Boot strap	1 = Normal operation (MUST be high at RSMRST# de-assert to ensure proper platform operation and use of GPIO_DFX[8:0])
GPIO_SUS7	DFX SUS DEBUG strap	0 = SUSDUG 1 = No SUSDUG
GPIO_SUS8	PLLs, ICLK, USB2, DDI, SFR, supply select	0 = Supply is 1.25V 1 = Supply is 1.35V
GPIO_SUS9	ICLK, USB2, DDI, SFR Bypass	0 = No Bypass(Default) 1 = Bypass with 1.05V
GPIO_CAMERASB08	ICLK Xtal OSC Bypass	0 = No Bypass(Default) 1 = Bypass
GPIO_CAMERASB09	CCU SUS RO Bypass	0 = No Bypass(Default) 1 = Bypass
GPIO_CAMERASB11	RTC OSC Bypass	0 = No Bypass(Default) 1 = Bypass



[10,35] MUX_AUD_INT1#
[10,34] EC_SMI_L
[10,34] KBD_IRQ#
[10,29] TRACKPAD_INT#
[10] EC_KBD_ALERT_SOC
[10,16] SOC_RUNTIME_SCI
[10] SOC_KBC_SMI



[10] NFC_PWR_MANAGE
[10] NFC_FW_RESET#
[10] TP_RSVD_STRAP3
[8,16] OBSFN_C0
[8] TP_RSVD_STRAP1
[8] TP_RSVD_STRAP2
[10,34] SOC_WAKE_SCI_N

NFC_PWR_MANAGE
NFC_FW_RESET#
TP_RSVD_STRAP3
OBSFN_C0
TP_RSVD_STRAP1
TP_RSVD_STRAP2
SOC_WAKE_SCI_N







Removed (2015/03/27)

LTE NGFF (LTE)


[HTTPS://EN-MANUALS.CLAN.SU](https://en-manuals.clan.su)

			PROJECT : NL6C		
			Quanta Computer Inc.		
Size	Document Number				Rev
	LTE(NGFF)				1A
Date:	Tuesday, April 12, 2016			Sheet	25 of 41


Codec (ADO)




Codec PWR 5V (ADO)



Internal Speaker (ADO)



Combo Jack (ADO)




To be validated if ESD protections are un-stuffed


TPM



DB CONNECTOR




Holes(OTH) MOUNTING HOLES



Battery LED




EMI caps




RF caps


USB3.0 (UB3) USB PWR (Charger)



USB3.0 (UB3)




USB PWR(Charger)






HOLELESS RESET

1-CHIP (KBC)




EMBEDDED CONTROLLER



Function Table


Inputs				Output
CP	D	C	Q	
	L	H	L	L
	H	H	H	H
	X	H	L	Qn
	X	X	L	L

H = HIGH Logic Level
L = LOW Logic Level
Qn = No change in data
X = Immaterial



EC HIB WAKE SOURCES

Removed (2015/03/30)




PROJECT : NL6C

Quanta Computer Inc.



Size	Document Number	Rev
	VIDEO CODEC	1A
Date	Tuesday, April 12, 2016	Sheet 32 of 41

THERMAL SENSOR


PWRON SEQUENCE




PWRON SEQUENCE





0311 Added 5 FETs as level shifters on EC OD GPIOs



0305 SLP_SX related components are stuffed




ROM WP




USB OC

USB3 OC(UB3)




USB2 OC(UB2)




DC JACK

36





System Adaptor




Removed (2015/09/21)


BATTERY CONNECTOR






DISCHARGE CKT







Place Cin close to FET VIN pin
(1uF closer to VIN)




Place Cin close to FET VIN pin
(1uF closer to VIN)





+V3P3DX_EDP: VCC_EDP

CHECK SLEW RATE



DEFAULT OPTION FOR PANEL POWER SEQUENCING

+V5S[HTTPS://EN-MANUALS.CLAN.SU](https://en-manuals.clan.su)**+V3P3S**


Notes:
I_{max}: 4A
Rise time: 1ms

+VSDIO

SMMMC3_PWR_EN_N	SMMMC3_1P8_EN	VSDIO_V
1	0	3.3V
0	1	1.8V

Notes:
I_{max}: 100 mA
Rise time: 150 uSec

CAD Note : place the caps close to IC
 NEW FOOT PRINT IS REQUIRED



Design Note :
 controls the time when VSDIO changes from 3.3V to 1.8V

