





## Intel Bay Trail-M Platform Block Diagram

SKUA QC N2920  
AJ0QFW3UT05--CPU (1170P)N2920 1.86G QFW3(FCBGA)  
SKUB DC N2820  
AJ0QFW4UT02--CPU (1170P)N2820 2.13G QFW4(FCBGA)










Pin Name	Strap description	Sampled	Configuration	Note
GPIO_SO_SC_56	Top Swap (A16 Override)	PWROK	0 = Top address bit is unchanged 1 = Top address bit is inverted	(7) GPIO_SO_SC_56 PP1800_PCH0 R128 10K 4 R434 10K 4 I2S_LRCLK R372 10K 4 R369 10K 4 I2S_DOUT (5) I2S_DOUT (27) SOC_OVERRIDE# R58 0 4 SOC_OVERRIDE_NM 2 Q6 2N7002K GND
LPE_I2S2_FRM	BIOS Boot Selection	PWROK	0 = LPC 1 = SPI	
GPIO_SO_SC_65	Security Flash Descriptors	PWROK	0 = Override 1 = Normal operation	
DDI0_DDCDATA	DDI0 Detect	PWROK	0 = DDI0 not detected 1 = DDI0 detected	Pull up +1.8V at HDMI side HDMI_DDCDATA_SW R76 10K 4 GND DDI0_DDCDATA PP1800_PCH0 R386 2.2K 4 R388 10K 4 GND GPIO_NC13 PP1800_PCH0 R62 10K 4 R63 10K 4 GND
DDI1_DDCDATA	DDI1 Detect	PWROK	0 = DDI0 not detected 1 = DDI0 detected	
GPIO_SO_NC_13				


```
1029 unstuff R128, using SoC internal PU
1029 unstuff R372, using SoC internal PU
1115 stuff R372, system can't boot if un-stuff R372 on
protol.5 board, need intel double confirm before proto2
```


1029 unstuff R386, using SoC internal PU  
 1115 stuff R386, it is required for eDP

 **Quanta Computer Inc.**  
**PROJECT : NL-6**



1000





7


Vender	RAM_ID	Q PN	Mfr. PN	Freq.	Size	Total Size
Micron	000	AKD5JGSTL02	MT41K256M16HA-125:E	1600MHz	4Gb	4GB
Hynix	001	AKD5JGETW00	H5TC4G63APR-PBA	1600MHz	4Gb	4GB
Micron	010	AKD5DGSTL02	MT41K128M16JT-125:K	1600MHz	2Gb	2GB
Hynix	011	AKD5MG0TW02	H5TC2G63FFR-PBA	1600MHz	2Gb	2GB
Micron	100	AKD5JGSTL02	MT41K256M16HA-125:E	1600MHz	4Gb	2GB
Hynix	101	AKD5JGETW00	H5TC4G63APR-PBA	1600MHz	4Gb	2GB

Proto1/1.5 stage use H2G &amp; H4G


1212 add new RAMID 101 for single channel SKU

MB USB3.0  
HUB PORT 1 USB2.0  
HUB PORT 2 LTE  
HUB1  
CCD  
BT

1101 add option BOM R446,R449 for EC CLK for power saving by Intel request















## 11





<DDR>

BYTE2\_16-23

BYTE2\_24-31

BYTE0\_0-7



BYTE1\_8-15

BYTE6\_48-55

BYTE4\_32-39


BYTE5\_40-47

BYTE7\_56-63




# PWRON SEQUENCE


9/6 EC table says SERIRQ is OD pin, reserve for debugging  
 1128 remove R166, because SERIRQ of TPM needs 3V  
 1128 reserve 0 ohm R387/R391 on VCCA and VCCB for debugging  
 20140210 unstuff R387/R391



## USB OC




# PWRON SEQUENCE



9/6 Need check MOSFET switching speed>15MHz










# GOOGLE Debug Port(MPC)

## 50 pin BTB is **MUST**, don't use 42 pin


Socket part number AXK750147G

PIN7	OD	PIN39	OD	PIN49	OD
PIN14	OD	PIN41	OD	PIN50	OD
PIN19	OD	PIN43	OD		
PIN22	OD	PIN44	OD		
PIN28	OD	PIN45	OD		
PIN30	OD	PIN46	OD		
PIN37	OD	PIN47	OD		
PIN38	OD	PIN48	OD		

18




## 1021 change footprint and PN



9/6 using optional instead of level shifted, default is from SoC

9/13 add pull up




**Quanta Computer Inc.**


**PROJECT : NL6**

Size	Document Number	Rev
	<b>Google Debug</b>	1A
Date:	Friday, February 21, 2014	Sheet 18 of 40


## HDMI Cost Reduced level shift (HDM)




## HDMI connector (HDM)




## HDMI DDC (HDM)




## EMI




## HDMI-detect (HDM)






1025 Delete complete SSD(connector and caps)

## EMMC (CBS)



# TPM (CLG)

22




## LED(UIF)

### Battery LED



### PWR LED




Quanta Computer Inc.

PROJECT : NL6


Size	Document Number	Rev 1A
TPM SLB9655 / LED		
Date: Friday, February 21, 2014	Sheet 22 of 40	




# Thermal Sensor(THM)




# FUNCTION DB LTE(MNC)




# USB Switch Current Control



## AUDIO CODEC (ADO)



## SOC DET




## HEADPHONE/Mic combo(ADO)


combo jack  
Normal open

P/N: DFTJ06FR652  
Normal Open  
PIN1 --> L+  
PIN2 --> R+  
PIN3 --> GND/MIC-  
PIN4 --> MIC+/GND?  
PIN5 --> JD?  
PIN6 --> GND?  
PIN7 --> Shielding?



20140115 change  
headphone footprint  
and PH, need check  
pin out again



## Audio Headset Switch



## 25



RILIM\_LO is optional and the RILIM\_LO pin may be left unconnected if the following conditions are met:

1. RILIM\_SEL is always set high
2. Load Detection - Port Power Management is not used
3. Mouse / Keyboard wake function is not used


If conditions 1 and 2 are met but the mouse / Keyboard wake function is also desired, it is recommended to use  $RILIM\_LO < 80.6\text{ k}\Omega$ .

The following equation programs the typical current limit:


$$RILIM\_XX \text{ corresponds to either } RILIM\_HI \text{ or } RILIM\_LO \text{ as appropriate.} \quad I_{OS\_typ}(mA) = 50.250 / (RILIM\_X)$$

$$\text{IOS\_typ(mA)} = 50,250 / \{\text{RILIM\_XX(K}\Omega\text{)} + 0.1\}$$


HOLE11	HOLE3	HOLE4	HOLE5
*H.C236D98P2	*H.C236I217D98P2	*H.C236I138D98P2	*H.C236I217D98P2




1023 add 2 PAD for BATT\_EN reserve  
1204 del PAD1 and PAD2




1212 add 2 holes , leave N.C




1204 reserve 3x1000pF cap for EMI



## 20140127 Change KB CONN for ME require



5/15 modify, PU already at EC side





Connect to EC reset pin





Connect to GPIO on CPU  
with PU to GPIO power  
well

(27) Connect to EC pin C5 (must  
be low when EC IN RESET)

```
co-layout 4K4108 and 4K4137
SLG4K4108 (AL004108000)
SLG4K4137 (AL004137000)
4K4137 PIN3 is BATT_ENABLE
4K4137 PIN4 is AC_PRESENT
```










(35) PP1800\_PCH\_S5\_PG  
(27) PP3300\_DX\_EN



DX should be earlier than VREN by EC.



**Quanta Computer Inc.**

**PROJECT :**

Size	Document Number	Rev
	<b>Load Switch</b>	1A
Date:	Friday, February 21, 2014	Sheet 30 of 40


TDC : 0.75A  
PEAK : 1A  
Width : 40mil

TDC : 0.38A  
PEAK : 0.5A  
Width : 20mil

Greater than or equal 40mil

1.35 Volt +/- 5%  
TDC : 3.55A  
PEAK : 4.73A  
OCP : 6A  
Width : 160mil


Close to output cap






OCP=6A  
L ripple current  
= $(19-1.35) \times 1.35 / (2.2 \times 400 \times 19)$   
=1.425A  
 $V_{trip} = [6 - (1.425/2)] \times 14 \text{mohm}$   
=0.07402V  
 $R_{limit} = 0.07402 / 10 \mu\text{A} \times 8 = 59.22 \text{Kohm}$

Mode	Frequency	Discharge mode
200K	400K	Tracking Discharge
100K	300K	Tracking Discharge


	S3	S5	+1.35VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (main on off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF




Address: 0x49  
(1001001)




1129 PP1000\_PCH changes from convert to power MOSFET type for power efficiency improvement




1129 PP1000\_PCH\_S5 change from LDO to switching power






1129 PP1350\_PCH change from LDO to power MOSFET



(31) VSFR\_EN  
(27,32) SUSP\_VR\_EN  
(27,32) PP1050\_PCH\_PG








**Quanta Computer Inc.**

**PROJECT :**


Size	Document Number	Rev
	<b>Thermal protect</b>	1A
Date:	Friday, February 21, 2014	Sheet 36 of 40







SMBUS  
Bay-trail M

I2C



KBC  
TI  
SMBUS





DOC NO.	PROJECT MODEL	Chrome	APPROVED BY:		DATE:		 <b>Quanta Computer Inc.</b> <small>Project - 1504</small> <small>Change 00-0</small>
	PART NUMBER:		DRAWING BY:		REVISION:		