
Vector Regfile
Vector Regfile
Data Cache L1
DTLB L2
Cache L2
FPU
FPU
Integer Regfile
Load & Store Buffers
Interconnections
Tags L2
Scheduler
Scheduler
ALU
Scheduler
Predictor
B2B L2
Cache L2
FPU
FPU
Microcode ROM
Decoder
ROB
B2B L1
Vector Regfile
Vector Regfile
Microcode Cache
Instruction Cache L1
ITLB L2
Chip Pervasive Logic