

Intel 8085 instruction set

	x0	x1	x2	x3	x4	x5	x6	x7	x8	x9	xA	xB	xC	xD	xE	xF
0x	NOP 1 4	LXI B,d16 3 10	STAX B 1 7	INX B 1 6	INR B 1 4	DCR B 1 4	MVI B,d8 2 7	RLC 1 4	*DSUB 1 10	DAD B 1 10	LDAX B 1 7	DCX B 1 6	INR C 1 4	DCR C 1 4	MVI C,d8 2 7	RRC 1 4
1x	*ARHL 1 7	LXI D,d16 3 10	STAX D 1 7	INX D 1 6	INR D 1 4	DCR D 1 4	MVI D,d8 2 7	RAL 1 4	*RDEL 1 10	DAD D 1 10	LDAX D 1 7	DCX D 1 6	INR E 1 4	DCR E 1 4	MVI E,d8 2 7	RAR 1 4
2x	RIM 1 4	LXI H,d16 3 10	SHLD a16 3 16	INX H 1 6	INR H 1 4	DCR H 1 4	MVI H,d8 2 7	DAA 1 4	*LDHI d8 2 10	DAD H 1 10	LHLD a16 3 16	DCX H 1 6	INR L 1 4	DCR L 1 4	MVI L,d8 2 7	CMA 1 4
3x	SIM 1 4	LXI SP,d16 3 10	STA a16 3 13	INX SP 1 6	INR M 1 10	DCR M 1 10	MVI M,d8 2 10	STC 1 4	*LDSI d8 2 10	DAD SP 1 10	LDA a16 3 13	DCX SP 1 6	INR A 1 4	DCR A 1 4	MVI A,d8 2 7	CMC 1 4
4x	MOV B,B 1 4	MOV B,C 1 4	MOV B,D 1 4	MOV B,E 1 4	MOV B,H 1 4	MOV B,L 1 4	MOV B,M 1 7	MOV B,A 1 4	MOV C,B 1 4	MOV C,C 1 4	MOV C,D 1 4	MOV C,E 1 4	MOV C,H 1 4	MOV C,L 1 4	MOV C,M 1 7	MOV C,A 1 4
5x	MOV D,B 1 4	MOV D,C 1 4	MOV D,D 1 4	MOV D,E 1 4	MOV D,H 1 4	MOV D,L 1 4	MOV D,M 1 7	MOV D,A 1 4	MOV E,B 1 4	MOV E,C 1 4	MOV E,D 1 4	MOV E,E 1 4	MOV E,H 1 4	MOV E,L 1 4	MOV E,M 1 7	MOV E,A 1 4
6x	MOV H,B 1 4	MOV H,C 1 4	MOV H,D 1 4	MOV H,E 1 4	MOV H,H 1 4	MOV H,L 1 4	MOV H,M 1 7	MOV H,A 1 4	MOV L,B 1 4	MOV L,C 1 4	MOV L,D 1 4	MOV L,E 1 4	MOV L,H 1 4	MOV L,L 1 4	MOV L,M 1 7	MOV L,A 1 4
7x	MOV M,B 1 7	MOV M,C 1 7	MOV M,D 1 7	MOV M,E 1 7	MOV M,H 1 7	MOV M,L 1 7	HLT 1 5	MOV M,A 1 7	MOV A,B 1 4	MOV A,C 1 4	MOV A,D 1 4	MOV A,E 1 4	MOV A,H 1 4	MOV A,L 1 4	MOV A,M 1 7	MOV A,A 1 4
8x	ADD B 1 4	ADD C 1 4	ADD D 1 4	ADD E 1 4	ADD H 1 4	ADD L 1 4	ADD M 1 7	ADD A 1 4	ADC B 1 4	ADC C 1 4	ADC D 1 4	ADC E 1 4	ADC H 1 4	ADC L 1 4	ADC M 1 7	ADC A 1 4
9x	SUB B 1 4	SUB C 1 4	SUB D 1 4	SUB E 1 4	SUB H 1 4	SUB L 1 4	SUB M 1 7	SUB A 1 4	SBB B 1 4	SBB C 1 4	SBB D 1 4	SBB E 1 4	SBB H 1 4	SBB L 1 4	SBB M 1 7	SBB A 1 4
Ax	ANA B 1 4	ANA C 1 4	ANA D 1 4	ANA E 1 4	ANA H 1 4	ANA L 1 4	ANA M 1 7	ANA A 1 4	XRA B 1 4	XRA C 1 4	XRA D 1 4	XRA E 1 4	XRA H 1 4	XRA L 1 4	XRA M 1 7	XRA A 1 4
Bx	ORA B 1 4	ORA C 1 4	ORA D 1 4	ORA E 1 4	ORA H 1 4	ORA L 1 4	ORA M 1 7	ORA A 1 4	CMP B 1 4	CMP C 1 4	CMP D 1 4	CMP E 1 4	CMP H 1 4	CMP L 1 4	CMP M 1 7	CMP A 1 4
Cx	RNZ 1 12/6	POP B 1 10	JNZ a16 3 10/7	JMP a16 3 10	CNZ a16 3 18/9	PUSH B 1 12	ADI d8 2 7	RST 0 1 12	RZ 1 12/6	RET 1 10	JZ a16 3 10/7	*RSTV 1 12/6	CZ a16 3 18/9	CALL a16 3 18	ACI d8 2 7	RST 1 1 12
Dx	RNC 1 12/6	POP D 1 10	JNC a16 3 10/7	OUT d8 2 10	CNC a16 3 18/9	PUSH D 1 12	SUI d8 2 7	RST 2 1 12	RC 1 12/6	*SHLX 1 10	JC a16 3 10/7	IN d8 2 10	CC a16 3 18/9	*JNK a16 3 10/7	SBI d8 2 7	RST 3 1 12
Ex	RPO 1 12/6	POP H 1 10	JPO a16 3 10/7	XTHL 1 16	CPO a16 3 18/9	PUSH H 1 12	ANI d8 2 7	RST 4 1 12	RPE 1 12/6	PCHL 1 6	JPE a16 3 10/7	XCHG 1 4	CPE a16 3 18/9	*LHLX 1 10	XRI d8 2 7	RST 5 1 12
Fx	RP 1 12/6	POP PSW 1 10	JP a16 3 10/7	DI 1 4	CP a16 3 18/9	PUSH PSW 1 12	ORI d8 2 7	RST 6 1 12	RM 1 12/6	SPHL 1 6	JM a16 3 10/7	EI 1 4	CM a16 3 18/9	*JK a16 3 10/7	CPI d8 2 7	RST 7 1 12

Misc/control instructions
Jumps/calls
8bit load/store/move instructions
16bit load/store/move instructions
8bit arithmetic/logical instructions
16bit arithmetic/logical instructions

Length in bytes -

INS reg
2 7
SZKAPVC

- Instruction mnemonic
- Duration in cycles
- Flags affected

Duration of conditional calls and returns is different when action is taken or not. This is indicated by two numbers separated by "/". The higher number (on the left side of "/") means duration of instruction when action is taken, the lower number (on the right side of "/") means duration of instruction when action is not taken.
All instructions marked by "*" are not documented.

Flags affected are always shown in **S Z K A P V C** order. If flag is marked by "0" it means it is reset after the instruction. If it is marked by "1" it is set. If it is marked by "-" it is not changed. If it is marked by "S", "Z", "K", "A", "P", "V" or "C" corresponding flag is affected by particular instruction.

d8 means immediate 8 bit data, in LDHI and LDSI instructions the argument is treated as unsigned
d16 means immediate 16 bit data
a16 means 16 bit address

JNK has alternative mnemonic **JNX5** or **JNUI**
JK has alternative mnemonic **JX5** or **JUI**

Registers

15 ... 8	7 ... 0	
A (accumulator)	F (flags)	← PSW
B	C	← B
D	E	← D
H	L	← H

15 ... 0
SP (stack pointer)
PC (program counter)

Flag register (F) bits:

7	6	5	4	3	2	1	0
S	Z	K	A	0	P	V	C

S - Sign Flag
Z - Zero Flag
K - also called X5 or UI (underflow or overflow indicator), undocumented
A - also called AC, Auxiliary Carry Flag
0 - Not used, always zero
P - Parity Flag
V - Overflow Flag, undocumented
C - Carry Flag

1 of 1

11/17/24, 13:04