

# LC29H Series Reference Design

#### **GNSS Module Series**

Version: 1.2

Date: 2023-01-18

Status: Released



At Quectel, our aim is to provide timely and comprehensive services to our customers. If you require any assistance, please contact our headquarters:

#### Quectel Wireless Solutions Co., Ltd.

Building 5, Shanghai Business Park Phase III (Area B), No.1016 Tianlin Road, Minhang District, Shanghai 200233, China

Tel: +86 21 5108 6236 Email: <u>info@quectel.com</u>

#### Or our local offices. For more information, please visit:

http://www.quectel.com/support/sales.htm.

#### For technical support, or to report documentation errors, please visit:

http://www.quectel.com/support/technical.htm.

Or email us at: support@quectel.com.

# **Legal Notices**

We offer information as a service to you. The provided information is based on your requirements and we make every effort to ensure its quality. You agree that you are responsible for using independent analysis and evaluation in designing intended products, and we provide reference designs for illustrative purposes only. Before using any hardware, software or service guided by this document, please read this notice carefully. Even though we employ commercially reasonable efforts to provide the best possible experience, you hereby acknowledge and agree that this document and related services hereunder are provided to you on an "as available" basis. We may revise or restate this document from time to time at our sole discretion without any prior notice to you.

# **Use and Disclosure Restrictions**

# **License Agreements**

Documents and information provided by us shall be kept confidential, unless specific permission is granted. They shall not be accessed or used for any purpose except as expressly provided herein.

# Copyright

Our and third-party products hereunder may contain copyrighted material. Such copyrighted material shall not be copied, reproduced, distributed, merged, published, translated, or modified without prior written consent. We and the third party have exclusive rights over copyrighted material. No license shall be granted or conveyed under any patents, copyrights, trademarks, or service mark rights. To avoid ambiguities, purchasing in any form cannot be deemed as granting a license other than the normal non-exclusive, royalty-free license to use the material. We reserve the right to take legal action for noncompliance with abovementioned requirements, unauthorized use, or other illegal or malicious use of the material.



#### **Trademarks**

Except as otherwise set forth herein, nothing in this document shall be construed as conferring any rights to use any trademark, trade name or name, abbreviation, or counterfeit product thereof owned by Quectel or any third party in advertising, publicity, or other aspects.

### **Third-Party Rights**

This document may refer to hardware, software and/or documentation owned by one or more third parties ("third-party materials"). Use of such third-party materials shall be governed by all restrictions and obligations applicable thereto.

We make no warranty or representation, either express or implied, regarding the third-party materials, including but not limited to any implied or statutory, warranties of merchantability or fitness for a particular purpose, quiet enjoyment, system integration, information accuracy, and non-infringement of any third-party intellectual property rights with regard to the licensed technology or use thereof. Nothing herein constitutes a representation or warranty by us to either develop, enhance, modify, distribute, market, sell, offer for sale, or otherwise maintain production of any our products or any other hardware, software, device, tool, information, or product. We moreover disclaim any and all warranties arising from the course of dealing or usage of trade.

# **Privacy Policy**

To implement module functionality, certain device data are uploaded to Quectel's or third-party's servers, including carriers, chipset suppliers or customer-designated servers. Quectel, strictly abiding by the relevant laws and regulations, shall retain, use, disclose or otherwise process relevant data for the purpose of performing the service only or as permitted by applicable laws. Before data interaction with third parties, please be informed of their privacy and data security policy.

# **Disclaimer**

- a) We acknowledge no liability for any injury or damage arising from the reliance upon the information.
- b) We shall bear no liability resulting from any inaccuracies or omissions, or from the use of the information contained herein.
- c) While we have made every effort to ensure that the functions and features under development are free from errors, it is possible that they could contain errors, inaccuracies, and omissions. Unless otherwise provided by valid agreement, we make no warranties of any kind, either implied or express, and exclude all liability for any loss or damage suffered in connection with the use of features and functions under development, to the maximum extent permitted by law, regardless of whether such loss or damage may have been foreseeable.
- d) We are not responsible for the accessibility, safety, accuracy, availability, legality, or completeness of information, advertising, commercial offers, products, services, and materials on third-party websites and third-party resources.

Copyright © Quectel Wireless Solutions Co., Ltd. 2023. All rights reserved.



# **About the Document**

Document Information	
Title	LC29H Series Reference Design
Subtitle	GNSS Module Series
Document Type	Reference Design
Document Status	Released

# **Revision History**

Version	Date	Description					
-	2022-03-21	Creation of the document					
1.0	2022-06-10	First official release					
1.1	2022-09-02	Reserved pins 2 and 4 for LC29H (DA) and LC29H (EA)*.					
		Added the applicable variant: LC29H (BS).					
		2. Updated pins 5, 6, 15 and 16 from RESERVED to D_SEL1,					
		D_SEL2, TXD2 and RXD2, respectively					
		<ol> <li>Added the SPI* and the reference circuit.</li> </ol>					
		4. Updated the pin 17 of LC29H (BA) and LC29H (CA) from					
1.2	2023-01-18	RESERVED to WI*.					
1.2	2023-01-16	5. Updated the block diagram (Sheet 1).					
		6. Updated the module interfaces and deleted 1PPS indication circuit					
		(Sheet 5).					
		7. Added the band-pass filter in the active and passive antennas					
		(Sheet 6).					
		8. Added the SCH and PCB design checklists.					



## **Contents**

Ab	out the Document	3
Со	ontents	4
1	Reference Design	5
	1.1. Introduction	5
	1.1.1. Special Mark	5
	1.2. Reference Schematics and Design Checklists	5



# 1 Reference Design

#### 1.1. Introduction

This document provides the reference design of Quectel LC29H GNSS module, including the design of block diagram, 3.3 V MCU and UART circuits, power supply, I2C and SPI circuits, module interfaces and antenna interface.

The LC29H series includes six variants: LC29H (AA), LC29H (BA), LC29H (CA), LC29H (DA), LC29H (EA)\* and LC29H (BS).

#### 1.1.1. Special Mark

#### **Table 1: Special Mark**


Mark	Definition
*	The asterisk (*) after a model indicates that the sample of the model is currently unavailable.


# 1.2. Reference Schematics and Design Checklists


The schematics and design checklists are provided for your reference only.


NOTE


Quectel also provides design review services. It is strongly recommended that you submit your schematics and PCB designs to Quectel Technical Support for a formal review.














Table 1: SCH Design Checklist

Pin	Pin Name Checklist		Result	t	Comment	
No.			Pass	Fail	N/A	
1	WAKEUP	If Backup mode is used, the pin must be connected to the GPIO of the MCU in series with a 0 $\Omega$ resistor, and the GPIO should support push-pull output.				
2	FWD /RESERVED	<ol> <li>Connect the FWD pin (supported only by LC29H (BA) and LC29H (CA)) to the GPIO of the MCU in series with a 0 Ω resistor when the I/O voltage of MCU and that of the module are the same, or design a level-shifting circuit when the I/O voltage of MCU does not match that of the module.</li> <li>Note that the level of this pin is 2.8 V input. If unused, leave the pin N/C.</li> </ol>				
3	1PPS	Connect to the GPIO of the MCU in series with a 0 $\Omega$ resistor. If unused, leave the pin N/C.				
4	WHEELTICK/ RESERVED	<ol> <li>Connect the WHEELTICK pin (supported only by LC29H (BA) and LC29H (CA)) to the GPIO of the MCU in series with a 0 Ω resistor when the I/O voltage of MCU and that of the module are the same, or design a suitable level-shifting circuit when the I/O voltage of MCU does not match that of the module.</li> <li>Note that the level of this pin is 2.8 V input. If unused, leave the pin N/C.</li> </ol>				
5	D_SEL1	1. By default, D_SEL1 and D_SEL2 are pulled down internally to GND with 75 k $\Omega$ resistors. Pull one or both of them up externally to high logical level to switch the interface for				
6	D_SEL2	<ul> <li>communication and downloading. Connect them to VDD_EXT with 39 kΩ pull-up resistor respectively.</li> <li>Note that the I/O voltage domain of D_SEL1 and D_SEL2 is 1.8 V. If unused, leave the pin N/C.</li> </ul>				
7	VDD_EXT	The power output is 2.8 V, and the maximum output current capability is 100 mA. If unused, leave the pin N/C.				
8	RESET_N	Using OC drive circuit to control the module reset and the control pin must be connected to the MCU. Reserve a test point.				

Pin	Pin Name Checklist	Oha alaliat	Result			Comment
No.			Pass	Fail	N/A	
9	VDD_RF	Used to supply power for the external active antenna.				
10	GND	Reference ground of the module. The GND pin must be connected to ground.				
11	RF_IN	<ol> <li>π matching circuit must be added for impedance modification.</li> <li>In a complex electromagnetic environment, a band-pass filter circuit must be added to reduce the impact of out-of-band signals interference.</li> <li>It is recommended to select an ESD protection device with junction capacitance lower than 0.6 pF.</li> <li>The inductor used in the power supply circuit of the active antenna is at least 68 nH and that the inductor is placed so that its pad is part of the RF line.</li> </ol>				
12	GND	Reference ground of the module. The GND pin must be connected to ground.				
13	GND	Reference ground of the module. The GND pin must be connected to ground.				
14	ANT_ON	ANT_ON is connected to the transistor's base to control the power supply of VDD_RF for active antenna.				
15	TXD2	The UART2 is used for outputting system debugging data. Reserve test points. Note that the I/O				
16	RXD2	voltage domain is 1.8 V.				
17	WI /RESERVED	Connect the WI pin (supported only by LC29H (BA) and LC29H (CA)) to the GPIO of the MCU in series with a 0 $\Omega$ resistor.				
18	I2C_SDA/ SPI_CS	<ol> <li>Connect them to MCU with level shifting circuit. Reserve test points.</li> <li>I2C SDA and I2C SCL need to be pulled up externally to 2.8 V with a 2.2 kΩ resistor</li> </ol>				
19	I2C_SCL/ SPI_CLK	respectively.				

Pin	Pin Name	Checklist	Result			Comment
No.			Pass	Fail	N/A	
20	TXD1/ SPI_MISO	Connect them to MCLL with level chifting circuit. Pecanya test points				
21	RXD1/ SPI_MOSI	Connect them to MCU with level shifting circuit. Reserve test points.				
22	V_BCKP	<ol> <li>It is recommended to place a TVS, and a combination of a 4.7 μF, a 100 nF and a 33 pF decoupling capacitor near the V_BCKP pin.</li> <li>Ensure that V_BCKP can be controlled by MCU.</li> <li>Reserve a test point.</li> <li>V_BCKP must be connected to power supply for startup, and it should always be powered if hot (warm) start is needed.</li> </ol>				
23	VCC	<ol> <li>It is recommended to place a TVS and a combination of a 10 µF, a 100 nF and a 33 pF decoupling capacitor near the VCC pin.</li> <li>Ensure that VCC can be controlled by MCU.</li> <li>Reserve a test point.</li> </ol>				
24	GND	Reference ground of the module. The GND pin must be connected to ground.				

#### NOTE

- 1. All GND pins must be connected to ground and reserved a GND test point; all RESERVED pins must be left floating.
- 2. Quectel also provides design review services. It is strongly recommended that you submit your schematics and PCB designs to Quectel Technical Support for a formal review.

Table 2: PCB Design Checklist

Pin	Pin Name Checklist	Result			Comment	
No.			Pass	Fail	N/A	
1	WAKEUP	<ol> <li>Surround the signal trace with ground.</li> <li>Avoid routing near strong interference signals; avoid acute angles and right angles in trace routing.</li> </ol>				
2	FWD /RESERVED	<ol> <li>Surround the signal trace with ground.</li> <li>Avoid routing near strong interference signals; avoid acute angles and right angles in trace routing.</li> </ol>				
3	1PPS	<ol> <li>Surround the signal trace with ground.</li> <li>Avoid routing near strong interference signals; avoid acute angles and right angles in trace routing.</li> </ol>				
4	WHEELTICK/ RESERVED	<ol> <li>Surround the signal trace with ground.</li> <li>Avoid routing near strong interference signals; avoid acute angles and right angles in trace routing.</li> </ol>				
5	D_SEL1	Surround the signal traces with ground.				
6	D_SEL2	2. Place the pull-up resistor close to the pins.				
7	VDD_EXT	Power routing should be surrounded by GND and avoid being parallel with other line(s).				
8	RESET_N	Surround the RESET_N signal trace with ground, and avoid routing near the strong interference signals.				
9	VDD_RF	Power routing should be surrounded by GND and avoid being parallel with other line(s).				
10	GND	<ol> <li>Confirm that there are no isolated shapes in the ground layer.</li> <li>Module GND pads must be completely covered by the ground plane.</li> </ol>				
11	RF_IN	<ol> <li>The characteristic impedance of the RF signal line(s) is kept at 50 Ω, and the RF trace is as short and straight as possible, with smooth lines (without bumps, with consistent geometry–it would be ideal for the footprints to be blended into the RF trace, with curved rather than sharp angles).</li> <li>Ensure that there are no vias in the RF signal path.</li> <li>Ensure that RF signal path is surround by ground.</li> </ol>				

Pin	Pin Name Checklist	Result			Comment	
No.			Pass	Fail	N/A	
		4. RF signal line(s) and GNSS antenna are kept away from noise sources such as MCU(s), crystal(s) and other RF antenna(s).				
12	GND	<ol> <li>Confirm that there are no isolated shapes in the ground layer.</li> <li>Module GND pads must be completely covered by the ground plane.</li> </ol>				
13	GND	<ol> <li>Confirm that there are no isolated shapes in the ground layer.</li> <li>Module GND pads must be completely covered by the ground plane.</li> </ol>				
14	ANT_ON	<ol> <li>Surround the signal trace with ground.</li> <li>Avoid routing near strong interference signals; avoid acute angles and right angles in trace routing.</li> </ol>				
15	TXD2	Surround the signal traces with ground. Keep the routing short and away from interference source.				
16	RXD2					
17	WI /RESERVED	<ol> <li>Surround the signal trace with ground.</li> <li>Avoid routing near strong interference signals; avoid acute angles and right angles in trace routing.</li> </ol>				
18	I2C_SDA/ SPI_CS	Surround the signal traces with ground. Keep the routing short and away from interference source				
19	I2C_SCL/ SPI_CLK	Surround the signal traces with ground. Keep the routing short and away from interference source.				
20	TXD1/ SPI_MISO	Surround the signal traces with ground. Keep the routing short and away from interference source.				
21	RXD1/ SPI_MOSI					
22	V_BCKP	1. The power supply first passes through the TVS, and then through the subsequent components.				

Pin	Pin Name	Checklist	Result			Comment
No.			Pass	Fail	N/A	
		<ol> <li>The capacitors are placed near the power supply pin in descending order of capacitance. At least one GND via must be placed near the grounded end of the capacitor. If needed, there should be more than one GND via to meet the requirements.</li> <li>The routing width of the power supply is at least 1 mm per ampere The longer the routing, the wider it should be. The power routing and sensitive signal routings (with Clock, USB, MIPI, RF, etc.) must be isolated.</li> </ol>				
23	VCC	<ol> <li>The power supply first passes through the TVS, and then through the subsequent components.</li> <li>The capacitors are placed near the power supply pin in descending order of capacitance. At least one GND via must be placed near the grounded end of the capacitor. If needed, there should be more than one GND via to meet the requirements.</li> <li>The routing width of the power supply is at least 1 mm per ampere. The longer the routing, the wider it should be. The power routing and sensitive signal routings (with Clock, USB, MIPI, RF, etc.) must be isolated.</li> </ol>				
24	GND	<ol> <li>Confirm that there are no isolated shapes in the ground layer.</li> <li>Module GND pads must be completely covered by the ground plane.</li> </ol>				

# NOTE

Quectel also provides design review services. It is strongly recommended that you submit your schematics and PCB designs to Quectel Technical Support for a formal review.