MIPS R2000 Assembly Language

Arithmetic and Logica	al Ir	nstru	ctions					
Instruction	Fo	rmat				Comment		
Absolute value abs rdest, rsrc	pse	eudoins	truction		Put the absolute value of register rsrc in register rdest			
Addition (with overflow) add rd, rs, rt		6	rs 5	rt 5	rd 5	0 5	0x20	
Addition (without overflow) addu rd, rs, rt		0 6	rs 5	rt 5	rd 5	0 5	0x21 6	Put the sum of the register rs and rt into register rd
Addition immediate (with overflow) addi rt, rs, imm		8	rs 5	rt 5		imm 16		
Addition immediate (without overflow) addiu rt, rs, imm		9	rs 5	rt 5		imm 16		Put the sum of register rs and the sign-extended immediate into register rt
AND and rd, rs, rt		0 6	rs 5	rt 5	rd 5	5	0x24 6	Put the logical AND of register rs and rt into register rd
AND immediate andi rt, rs, imm		0xc 6	rs 5	rt 5		imm 16		Put the logical AND of register rs and the zero-extended immediate into register rt
Divide (with overflow) div rs, rt		0 6	rs 5	rt 5	1	0	0x1a 6	
Divide (without overflow) divu rs, rt		6	rs 5	rt 5	10		0x1b 6	Divide register rs by register rt. Leave the quotient in register lo and the remainder in register hi. If an operand is negative, the remainder is unspecified by the MIPS architecture and depends on the convention of the machine on which SPIM is run.
Divide (with overflow) div rdest, rsrc1, src2	pse	eudoins	truction					
Divide (without overflow) div rdest, rsrc1, src2	pseudoinstruction							Put the quotient of register rsrc1 and src2 into register rdest.
Multiply mult rs, rt		6	rs 5	rt 5	10		0x18	
Unsigned multiply multu rs, rt		6	rs 5	rt 5	10		0x19 6	Multiply registers rs and rt. Leave the low-order word of the product in register lo and the high-order word in register hi

Multiply (without overflow) mul rdest, rsrc1, src2	pseudoinstruction	
Multiply (with overflow) mulo rdest, rsrc1, src2	pseudoinstruction	
Unsigned multiply (with overflow) mulou rdest, rsrc1, src2	pseudoinstruction	Put the product of register rsrc1 and src2 into register rdest.
Negate value (with overflow) neg rdest, rsrc	pseudoinstruction	
Negate value (without overflow) negu rdest, rsrc	pseudoinstruction	Put the negative of register rsrc into register rd.
NOR nor rd, rs, rt	0 rs rt rd 0 0x27 6 5 5 5 5 6	Put the logical NOR of registers rs and rt into register rd
NOT not rdest, rsrc	pseudoinstruction	Put the bitwise logical negation of register rsrc into register rdest.
OR or rd, rs, rt	0 rs rt rd 0 0x25 6 5 5 5 5 6	Put the logical OR of registers rs and rt into register rd.
OR immediate ori rt, rs, imm	0xd rs rt imm 6 5 5 16	Put the logical OR of register rs and the zero-extended immediate into register rt.
Remainder rem rdest, rsrc1, rsrc2	pseudoinstruction	
Unsigned remainder rem rdest, rsrc1, rsrc2	pseudoinstruction	Put the remainder of register rsrc1 divided by register rsrc2 into register rdest. If an operand is negative, the remainder is unspecified by the MIPS architecture and depends on the convention of the machine on which SPIM is run.
Shift left logical sll rd, rt, shamt	0 rs rt rd shamt 0 6 5 5 5 5 6	
Shift left logical variable sllv rd, rt, rs	0 rs rt rd 0 4 6 5 5 5 5 6	
Shift right arithmetic sra rd, rt, shamt	0 rs rt rd shamt 3 6 5 5 5 5 6	
Shift right arithmetic variable srav rd, rt, rs	0 rs rt rd 0 7 6 5 5 5 5 6	
Shift right logical srl rd, rt, shamt	0 rs rt rd shamt 2 6 5 5 5 5 6	

Shift right logical variable srlv rd, rt, rs		0	rs	rt	rd	0	6	Shift register rt left (right) by the	
		6	5	5	5	5	6	distance indicated by the immediate shamt or the register rs and put the result into register rd. Argument rs is ignored for sll, sra, and srl.	
Rotate left rol rdest, rsrc1, rsrc2	ps	seudo-i	nstructio	on					
Rotate right ror rdest, rsrc1, rsrc2	ps	seudo-i	nstructio	on				Rotate register rsrc1 left (right) by the distance indicated by rsrc2 and put the result into register rdest.	
Subtract (with overflow)		0	rs	rt	rd	0	0x22		
sub rd, rs, rt	\perp	6	5	5	5	5	6		
Subtract (without overflow) subu rd, rs, rt		0 6	rs 5	rt 5	rd 5	5	0x23	Put the difference of registers rs and rt into register rd.	
Exclusive OR		0	rs	rt	rd	0	0x26	Put the logical XOR of registers	
xor rd, rs, rt	\perp	6	5	5	5	5	6	rs and rt into register rd.	
XOR immediate		0xe	rs 5	rt 5		imm		Put the logical XOR of register rs	
xori rt, rs, imm		6		3		16		and the zero-extended immediate into register rt.	
Constant-Manipulatin	g I	nstru	ction	S					
Load upper immediate		0xf	0	rt		imm		Load the lower halfword of the	
lui rt, imm		6	5	5		16		immediate imm into the upper halfword of register rt. The lower bits of the register are set to 0.	
Load immediate li rdest, imm	ps	seudoin	structio	n				Move the immediate imm into register rdest.	
	on:	s							
Comparison instruction		0	rs	rt	rd	0	0x2a		
=		6	5	5	5	5	6		
Comparison instruction Set less than slt rd, rs, rt	Ļ						0x2b	Set register rd to 1 if register rs is	
Set less than slt rd, rs, rt	 - 	0	rs	rt	rd	0	0.120	Set register in to 1 in register is is	
Set less than slt rd, rs, rt Set less than unsigned			rs 5	rt 5	rd 5	5	6	less than rt, and to 0 otherwise.	
Set less than slt rd, rs, rt Set less than unsigned sltu rd, rs, rt Set less than immediate] [0							
Set less than slt rd, rs, rt Set less than unsigned sltu rd, rs, rt Set less than immediate slti rd, rs, imm] [0 6 0xa 6	5 rs 5	5 rd 5		5 imm 16		less than rt, and to 0 otherwise.	
Set less than] [0 6 0xa	5 rs	5 rd		5 imm			

Set greater than equal sge rdest, rsrc1, rsrc2	pseudo	instruct	ion			
Set greater than equal unsigned sgeu rdest, rsrc1, rsrc2	pseudo	instruct	ion		Set register rdest to 1 if register rsrc1 is greater than or equal to register rsrc2, and to 0 otherwise.	
Set greater than sgt rdest, rsrc1, rsrc2	pseudo	instruct	ion			
Set greater than unsigned sgtu rdest, rsrc1, rsrc2	pseudo	instruct	ion		Set register rdest to 1 if register rsrc1 is greater than register rsrc2, and to 0 otherwise.	
Set less than equal sle rdest, rsrc1, rsrc2	pseudo	instruct	ion			
Set less than equal unsigned sleu rdest, rsrc1, rsrc2	pseudo	instruct	ion		Set register rdest to 1 if register rsrc1 is less than or equal to rsrc2, and to 0 otherwise.	
Branch instructions						
Branch instruction b label	pseudo	instruct	ion			Unconditionally branch to the instruction at the label.
Branch coprocessor z true bczt label	0x1	z 8		1 5	offset	
Branch coprocessor z false bczf label	0x1 6	z 8 5		5	offset 16	Conditionally branch the number of instructions specified by the offset if z's condition flag is true (false). z is 0, 1, 2, or 3. The floating point unit is $z = 1$.
Branch on equal beq rs, rt, label	6	rs 5		t 5	offset	Conditionally branch the number of instructions specified by the offset if register rs equals rt.
Branch on greater than equal zero bgez rs, label	6	rs 5		5	offset	Conditionally branch the number of instructions specified by the offset if register rs is greater than or equal to 0.
Branch on greater than equal zero and link bgezal rs, label	6	rs 5	0x		offset	Conditionally branch the number of instructions specified by the offset if register rs is greater than or equal to 0. Save the address of the next instruction in register 31.
Branch on greater than zero bgtz rs, label	7 6	rs 5		5	offset 16	Conditionally branch the instructions specified by the offset if register rs is greater than 0.

 Description Leaders Leaders				Constitutional Laboratoria
Branch on less than equal zero	6 rs	0	offset	Conditionally branch the instructions specified by the
blez rs, label	6 5	5	16	offset if register rs is less than or
5162 15, Moe1				equal to 0.
Branch on less than zero and				Conditionally branch the
link	1 rs	0x10	offset	instructions specified by the
bltzal rs, label	6 5	5	16	offset if register rs is less than 0.
				Save the address of the next
				instruction in register 31.
Branch on less than zero	1 rs	0	offset	Conditionally branch the
bltz rs, label	6 5	5	16	instructions specified by the
				offset if register rs is less than 0.
Branch on not equal	5 rs	rt	offset	Conditionally branch the
bne rs, rt, label	6 5	5	16	instructions specified by the
				offset if register rs is not equal to rt.
Duanah an agual nana				
Branch on equal zero begz rsrc, label	pseudoinstruction	1		Conditionally branch to the instruction at the label if register
ocq2 isie, iuoci			rsrc equals 0.	
Branch on greater than	pseudoinstruction	1		
equal	pseudomstruction			
bge rsrc1, rsrc2, label				
Branch on greater than	pseudoinstruction	1		Conditionally branch to the
equal unsigned				instruction at the label if register
bgeu rsrc1, rsrc2, label				rsrc1 is greater than or equal to
				rsrc2.
Branch on greater than	pseudoinstruction	ı		
bgt rsrc1, src2, label				
Branch on greater than	pseudoinstruction	ı		Conditionally branch to the
unsigned				instruction at the label if register
bgtu rsrc1, src2, label				rsrc1 is greater than src2.
Branch on less than equal	pseudoinstruction	1		
ble rsrc1, src2, label				
Branch on less than equal	pseudoinstruction	1		Conditionally branch to the
unsigned				instruction at the label if register
bleu rsrc1, src2, label				rsrc1 is less than or equal to src2.
Branch on less than	pseudoinstruction	1		
blt rsrc1, src2, label				
Branch on less than	pseudoinstruction	1		Conditionally branch to the
unsigned				instruction at the label if register
bltu rsrc1, src2, label				rsrc1 is less than src2.

Branch on not equal zero bnez rsrc, label Jump instructions	pseudoinstruction	Conditionally branch to the instruction at the label if register rsrc is not equal to zero
Jump j target	6 target 26	Unconditionally jump to the instruction at target.
Jump and link jal target	3 target 6 26	Unconditionally jump to the instruction at target. Save the address of the next instruction in register \$ra.
Jump and link register jalr rs, rd	0 rs 0 rd 0 9 6 5 5 5 5 6	Unconditionally jump to the instruction whose address is in register rs. Save the address of the next instruction in register rd (which defaults to 31).
Jump register jr rs	0 rs 0 0 0 8 6 5 5 5 5 6	Unconditionally jump to the instruction whose address is in register rs.
Load instructions		_
Load rdest, address la rdest, address	pseudoinstruction	Load computed address – not the contents of the location – into register rd.
Load byte lb rt, address	0x20 rs rt offset 6 5 5 16	
Load unsigned byte lbu rt, address	0x24 rs rt offset 6 5 5 16	Load the byte at address into register rt. The byt is sign-extended by lb, but not by lbu.
Load halfword lh rt address	0x21 rs rt offset 6 5 5 16	
Load unsigned halfword lhu rt, address	0x25 rs rt offset 6 5 5 16	Load the byte at address into register rt. The byt is sign-extended by lh, but not by lhu.
Load word lw rt, address	0x23 rs rt offset 6 5 5 16	Load 32-bit word at address into register rt.
Load word coprocessor lwcz rt, address	0x3z rs rt offset 6 5 5 16	Load the word at address into register rt of coprocessor z (0-3). The FP unit is $z = 1$.
Load word left lwl rt, address	0x22 rs rt offset 6 5 5 16	

Load word right	0x26	rs	rt	offset	Load the left (right) bytes from
lwr rt, address	6	5	5	16	the word at the possibly unaligned address into register rt.
Load doubleword ld rdest, address	pseudoins	tructior	1	Load the 64-bit double word at address into registers rdest and rest + 1.	
Unaligned load halfword ulh rdest, address	pseudoins	truction	ı		
Unaligned load halfword unsigned ulhu rdest, address	pseudoins	truction	1	Load the 16-bit halfword at the possibly unaligned address into register rdest. The halfword is sign-extended by ulh, but not ulhu.	
Unaligned load word ulw rdest, address	pseudoins	truction	1		Load the 32-bit word at the possibly unaligned address into register rdest.
Store instructions					
Store byte sb rt, address	0x28	rs 5	rt 5	offset	Store the low byte from register rt at address.
Store halfword	0x29	rs	rt	offset	Store the low halfword from
sh rt, address	6	5	5	16	register rt at address.
Store word sw rt, address	0x2b	rs 5	rt 5	offset	Store the word from register rt at address.
Store word coprocessor swcz rt, address	0x2z 6	rs 5	rt 5	offset	Store the word from register rt of coprocessor z at address. The FP unit is z=1.
Store word left swl rt, address	0x2a 6	rs 5	rt 5	offset 16	
Store word right swr rt, address	0x2e 6	rs 5	rt 5	offset	Store the left (right) bytes from register rt at the possibly unaligned address.
Store doubleword sd rsrc, address	pseudoins	truction	1		Store the 64-bit double word in registers rsrc and rsrc+1 at address
Unaligned store halfword ush rsrc, address	pseudoins	truction	1		Store the low halfword from register rsrc at the possibly unaligned address.
Unaligned store word usw rsrc, address	pseudoins	truction	1		Store the word from register rsrc at the possibly unaligned address.

Data movement inst	ruct	ions									
Move from hi		0	0	0	rd	0	0x10				
mfhi rd		6	5	5	5	5	6				
Move from lo					1		012	The multiply and divide unit			
mflo rd		6	5	5	rd 5	5	0x12	produces its results in two			
		Ü	3	3	3	3	O	additional registers, hi and lo.			
								These instructions move values to			
								and from these registers.			
								Move the hi (lo) register to			
	+-			1				register rd.			
Move to hi		0	rs	0	0	0	0x11				
mthi rs	 	6	5	5	5	5	6				
Move to lo		0	rs	0	0	0	0x13	Move register rs to the high (lo)			
mtlo rs	_	6	5	5	5	5	6	register.			
Move from coprocessor z		0x1z	0	rt	rd	0	0	Coprocessors have their own			
mfcz rt, rd	اا	6	5	5	5	5	6	register sets. These instructions			
								move values between these			
								registers and the CPU's registers.			
								Move coprocessor z's register rd			
								to CPU register rt. The FP unit is			
	+							z=1.			
Move double from	ps	seudoin	struction	1				Move FP registers frsrc1 and			
coprocessor 1 mfc1.d rdest, frsrc1								frsrc1+1 to CPU registers rdest and rdest+1.			
·	1	0x1z	4	rt	rd	0	0				
Move to coprocessor z mtcz rd, rt		6	5	5	5	5	6	Move CPU register rt to coprocessor z's register rd.			
		ottor:	/LI	00000	0.41 C		- Orac				
FP instructions (verg					sy: Co	mput	er Orga	anization & Design)			
Exception and interr	upt	instr	uction	1	1		1 7				
Return from exception	[0x10	1	0	0	0	0x20	Restore the status register.			
rfe	\perp	6	1	9	5	5	6				
System call		0	0	0	0	0	0xc	Register \$v0 contains the number			
syscall	'	6	5	5	5	5	6	of the systems call provided by			
	+		<u> </u>					SPIM			
Break		0			code		0xd	Cause exception code. Exception			
break code	+,	6		1	20		6	1 is reserved for the debugger.			
No operation		0	0	0	0	0	0	Do nothing			
nop	\perp	6	5	5	5	5	6				

MIPS Register und Konventionen für die Verwendung der Register

Register name	Number	Usage				
\$zero	0	constant 0				
\$at	1	reserved for assembler				
\$v0	2	expression evaluation and results of a function				
\$v1	3	expression evaluation and results of a function				
\$a0	4	argument 1				
\$a1	5	argument 2				
\$a2	6	argument 3				
\$a3	7	argument 4				
\$t0	8	temporary (not preserved across call)				
\$t1	9	temporary (not preserved across call)				
\$t2	10	temporary (not preserved across call)				
\$t3	11	temporary (not preserved across call)				
\$t4	12	temporary (not preserved across call)				
\$t5	13	temporary (not preserved across call)				
\$t6	14	temporary (not preserved across call)				
\$t7	15	temporary (not preserved across call)				
\$s0	16	saved temporary (preserved across call)				
\$ s1	17	saved temporary (preserved across call)				
\$s2	18	saved temporary (preserved across call)				
\$s3	19	saved temporary (preserved across call)				
\$s4	20	saved temporary (preserved across call)				
\$s5	21	saved temporary (preserved across call)				
\$ s6	22	saved temporary (preserved across call)				
\$s7	23	saved temporary (preserved across call)				
\$t8	24	temporary (not preserved across call)				
\$t9	25	temporary (not preserved across call)				
\$k0	26	reserved for OS kernel				
\$k1	27	reserved for OS kernel				
\$gp	28	pointer to global area				
\$sp	29	stack pointer				
\$fp	30	frame pointer				
\$ra	31	return address (used by function call)				

Reference:

 $http://www.cs.wisc.edu/{\sim} larus/SPIM/cod-appa.pdf$