Skip to content
Ryzen Instruction Monitor
Branch: master
Clone or download
Latest commit 4810447 Jun 15, 2019
Type Name Latest commit message Commit time
Failed to load latest commit information.
RIM Change counter to PMCx0CB Jun 15, 2019
.gitignore Initial commit Jun 15, 2019
LICENSE Initial commit Jun 15, 2019 Update Jun 15, 2019
RIM.sln Initial commit Jun 15, 2019

Ryzen Instruction Monitor

Lazy ass example for reading Ryzen Performance Monitor Counters (PMC) as defined in the Open-Source Register Reference For AMD Family 17h ProcessorsModels 00h-2Fh.


Currently reading the following counters:

  • IS: PMCx0C1 [Retired Uops]
  • BI: PMCx0C2 [Retired Branch Instructions]
  • LS: PMCx029 [LS Dispatch]
  • FP: PMCx0CB [Retired MMX™/FP Instructions]
  • FM: PMCx003 [Retired SSE/AVX Operations]
  • OI: IS-(BI+LS+FP+FM)

Displayed as "GI", meaning "Giga Instructions per Second".

Using WinRing0.

You can’t perform that action at this time.