Module: Comparator (used in SAR ADC)

Designer: Jaewon Nam, Ming Hsieh Dept. of ECE, USC (jaewon.nam@usc.edu)

Module Description: current integration type dynamic amplifier with SR latch comparator with PMOS input differential pair and reset.

Top Cell Name: TB_comp


Technology: GF 65nm CMOS

PINS:

| Pin Lists | |
|-----------|-----------------------------|
| VDD | Supply Voltage |
| VSS | ground |
| LAT | Reset signal |
| RDY | Ready signal |
| INP, INN | Input voltage node |
| DP, DN | Digital Output voltage node |

Schematic Netlists: comparator.scs

Schematic figures:



Parameters:

| Parameters | Symbols |
|---|---------|
| Transistor size scaling factor | S |
| Pre-amplifier's load cap scaling factor | CL |
| Supply voltage | VDD |

Metrics:

| Metrics | Symbols |
|-----------------------|------------|
| Regenration time (s) | Regen_time |
| Power consumption (W) | avg_power |

Neural Network Model:

The H5 file: comp.h5

The Json File: model_comp.json

The Input Normalization File: scX_comp.pkl

The Output Standardization File: scY_comp.pkl

The input characterization range of the Model:

| Design parameters | |
|-------------------|---|
| Symbols | Characterization Range |
| S | [4, 16] × (240nm NMOS, 480nm PMOS) |
| CL | $[32,48] \times \frac{480nm}{60nm} \cdot PMOS_CAP$ |
| VDD | [1.0V, 1.2V] |

The error range of the Model:

