**Module:** Bootstrap Sampler (used in SAR ADC)

Designer: Qiaochu Zhang, Ming Hsieh Dept. of ECE, USC (qiaochuz@usc.edu)

**Module Description:** Bootstrap sampler.

Top Cell Name: bootstrap\_dif


**Technology:** PTM 45nm CMOS


PINS:


Pin Lists	
VDD	Supply Voltage
VSS	ground
CLK, CLKbar	Sampling clock
INP, INN	Input voltage node
VOUTP, VOUTN	Output voltage node

**Schematic Netlists:** SHBS.scs


### **Schematic figures:**







Testbenches: tb\_SHBS.scs



#### **Parameters:**

Parameters	Symbols
Next stage loading (m)	dif_pair
Sampling capacitance (f)	<i>C_S</i>
Switch size (m)	switch
Sampling frequency (Hz)	fs

### **Metrics:**

Metrics	Symbols
ENOB	ENOB
SFDR	SFDR_dB

#### **Neural Network Model:**

The H5 file: reg\_SHBS45.h5

The Json File: model\_SHBS45.json

The Input Normalization File: scX\_SHBS45.pkl

The Output Standardization File: scY\_SHBS45.pkl

# The input characterization range of the Model:

Design parameters	
Symbols	Characterization Range
dif_pair	[500nm, 540nm]
<i>c_s</i>	[500fF, 1.5pF]
switch	[800nm, 1000nm]
fs	[150MHz, 350MHz]

## The error range of the Model:

