

Module: Bootstrap Sampler (used in SAR ADC)

Designer: Qiaochu Zhang, Ming Hsieh Dept. of ECE, USC (qiaochuz@usc.edu)

Module Description: Bootstrap sampler.

Top Cell Name: bootstrap_dif


Technology: PTM 45nm CMOS



PINS:

Pin Lists	
VDD	Supply Voltage
VSS	ground
CLK, CLKbar	Sampling clock
INP, INN	Input voltage node
VOUTP, VOUTN	Output voltage node


Schematic Netlists: SHBS.scs

Schematic figures:





Testbenches: tb_SHBS.scs



Parameters:

Parameters	Symbols
Next stage loading (m)	<i>dif_pair</i>
Sampling capacitance (f)	<i>c_s</i>
Switch size (m)	<i>switch</i>
Sampling frequency (Hz)	<i>fs</i>

Metrics:

Metrics	Symbols
ENOB	ENOB
SFDR	SFDR_db

Neural Network Model:

The H5 file: reg_SHBS45.h5

The Json File: model_SHBS45.json

The Input Normalization File: scX_SHBS45.pkl

The Output Standardization File: scY_SHBS45.pkl

The input characterization range of the Model:

Design parameters	
Symbols	Characterization Range
<i>dif_pair</i>	[500nm, 540nm]
<i>c_s</i>	[500fF, 1.5pF]
<i>switch</i>	[800nm, 1000nm]
<i>fs</i>	[150MHz, 350MHz]

The error range of the Model:

