Module: Clock Input Buffer (used in Non-Uniform Subsample Receiver)

Designer: Ce Yang, Ming Hsieh Dept. of ECE, USC (ceyang@usc.edu)

Module Description: Current Mode Logic Input Buffer & Differential to Single-Ended Buffer.

Top Cell Name: CML_INPUT_BUFFER_v1


Technology: TSMC 28nm CMOS


PINS:


Pin Lists	
VDD	Supply Voltage
VSS	ground
CLKP, CLKN	Input clock
CML_IN_P, CML_IN_N	CML input voltage node
VCM	CML input common voltage bias
I_CML_REF	Current bias
CML_OUT_P, CML_OUT_N	CML output voltage node
OUT	D2S output voltage node

Schematic Netlists: CLK_BUFFER.scs

Schematic figures:










Testbenches: CLK_BUFFER_tb.scs





Parameters:

Parameters	Symbols
CML buffer NMOS width (m)	CML_BUFFER_WIDTH
CML buffer NMOS finger number	CML_BUFFER_FINGER
D2S buffer PMOS width (m)	D2S_PMOS_WIDTH
D2S buffer PMOS finger number	D2S_PMOS_FINGER
D2S buffer NMOS width (m)	D2S_NMOS_WIDTH
D2S buffer NMOS finger number	D2S_NMOS_FINGER

Metrics:

Metrics	Symbols
Power Consumption	I_avg
Rise/Fall time	rise_time, fall_time
Rise/Fall output clock jitter	rise_jitter, fall_jitter

Neural Network Model:

The H5 file: cml_test.h5

The Json File: trained_model.json

The Input Normalization File: trained_scX.pkl

The Output Standardization File: trained_scY.pkl

The input characterization range of the Model:

Design parameters	
Symbols	Characterization Range
CML_BUFFER_WIDTH	[400nm, 1600nm]
CML_BUFFER_FINGER	[8, 40]
D2S_PMOS_WIDTH	[200nm, 800nm]
D2S_PMOS_FINGER	[2, 6]
D2S_NMOS_WIDTH	[200nm, 800nm]
D2S_NMOS_FINGER	[2, 6]

The error range of the Model:

