# Changes from last revision

Date	User	Edits
12/27/2019	Qiaochu Zhang	Specifications; Schematic and description of testbench; Design examples;

# Subsystem or block descriptions

Design name	Digital to Time Converter (DTC) in TSMC 65nm CMOS
The Top-level cell name	tb_DTC_PNinj_final.scs
Designer	Qiaochu Zhang
Organization	University of Southern California

#### Overview

A DTC receives digital codes and converts to delay (analog signal). Current mode logic buffers and switched capacitors are used in the circuit.

## **Block Specifications and Compliance**

Spec Name	Min	Max	Note
Sampling rate (MS/s)	1	100	
Gain (ps)	100	200	Delay when all caps are attached
Offset (ps)	100	200	Delay when no cap is attached
Rise Time (ps)	50	100	-
VDD (Volt)	1	1	1 Volt VDD

## Block diagram

The block diagram representation of the design is as follows:




Figure 1: Architecture of DTC with AMPSE

Main analog modules	Regression models				
DTC 1 <sup>st</sup> stage	model_tb_DTC_P     reg_tb_DTC_P     scX_tb_DTC_P     scY_tb_DTC_P       Ninj.json     Ninj.pkl     Ninj.pkl				
DTC 2 <sup>nd</sup> stage	model_tb_DTC_2n d_stage.json	reg_tb_DTC_2n d_stage.h5	scX_tb_DTC_2n d_stage.pkl	scY_tb_DTC_2n d_stage.pkl	

## Signal list




Figure 2: Symbol of the Top-Level of the DTC

Signal Pins	Direction (I/O)	Type (supply, ground, analog current, analog voltage, digital voltage)	Max Voltage (core, IO or max voltage)	Specification
DTC_vdd	I	Supply	Core	Power Supply, 1.0 V
DTC_gnd	1	Ground	Core	Ground
REF_inj_in+, REF_inj_in-	I	Analog voltage	Core	Analog input signal
REF_inj_out+, REF_inj_out-	0	Analog voltage	Core	Analog output signal
dtc_gain_m<5:0> dtc_gain<33:0>	I	Digital voltage	Core	DTC gain tuning bits
dtc_offset_m<5:0> dtc_offset_m_2<4:0>	I	Digital voltage	Core	DTC offset tuning bits
phi_df_frac_retimed<63:0>	1	Digital voltage	Core	DTC input code
PN_CML_bias_300u_pside	I	Analog current	Core	CML bias current
PN_inj_bias_100u_pside	1	Analog current	Core	CML bias current
PN_CML_bias_pside_small	I	Analog current	Core	CML bias current

### **Design Hierarchy**

The tabular description below corresponds to design hierarchy:

Category	Cell Name	Description	Figure
DTC	DTC1	Digital controlled delay cell	Figure. A1
	DTC2	CML buffer	Figure. A2

#### **Test Bench**




Figure 3: The Test Bench Used for the top-level DTC

Cell Name	Note		
tb_DTC_PNinj	Transient simulation for 1. DTC gain 2. DTC offset of 1st stage 3. Rise time of 1st stage		
tb_DTC_2nd_s tage	Transient simulation for  1. DTC offset of 2 <sup>nd</sup> stage  2. Rise time of 2 <sup>nd</sup> stage		

Simulations (tb\_DTC\_PNinj\_final):

Conditions/parameters	Values	Conditions/parameters	Values
Process corner	тт	dtc_gain_m	32
Temperature(°C)	27	PN_CML_bias_pside_small	30u
VDD(V)	1	PN_CML_bias_300u_pside	240u
phi_df_frac_retimed	50	PN_inj_bias_100u_pside	100u
fref	40M	dtc_offset	32
dtc_gain	32		

After running the different modules regressors and building the graph of the whole block, we get the candidate values of the parameters and the list of the expected metrics per module in order to achieve the required specs and their given constraints.

AMPSE Design Example - 1					
Paramete	rs	Metrics from AMPSE		Metrics from SPICE	
nf_dif	16	DTC Gain (ps)	169	DTC Gain (ps)	176
res	2777	DTC Offset (ps)	177.6	DTC Offset (ps)	193.7
nf_load	13	Rise Time (ps)	50	Rise Time (ps)	89
nf_cap	18				

AMPSE Design Example - 2					
Paramete	rs	Metrics from	AMPSE	Metrics from SPICE	
nf_dif	18	DTC Gain (ps)	140	DTC Gain (ps)	138.2
res	2227	DTC Offset (ps)	165	DTC Offset (ps)	172.5
nf_load	18	Rise Time (ps)	64	Rise Time (ps)	87.3

nf cap	18		
	10		

## **Appendix**

The schematics of the two modules used within the are shown below




Figure A.1: The Circuit Schematic of the DTC 1st stage




Figure A.2: The Circuit Schematic of DTC 2<sup>nd</sup> stage

# AMPSE Modules descriptions

Module Name	Class name in Netlist_Database.py	Class name in AMPSE_Graph.py
DTC1	DTC1_spice	DTC1
DTC2	DTC2_spice	DTC2

All the regression files are in /regfiles

#### DTC1:

Parameters	min	max	step	Description
nf_cap	10	21	1	Number of fingers of capacitors
nf_load	10	21	1	Number of fingers of load transistor
res	2000	4000	100	Resistance
nf_dif	10	21	1	Number of fingers of differential pair

Metrics	Description
delay	Delay when all caps are attached
delay0	Delay when no cap is attached
trf_full	Rise time when all caps are attached
trf_zero	Rise time when no cap is attached

#### DTC2:

Parameters	min	max	step	Description
trf	100ps	300ps	10ps	Rise time of the signal from the previous stage

nf_load	10	21	1	Number of fingers of load transistor
res	2000	4000	100	Resistance
nf_dif	10	21	1	Number of fingers of differential pair

Metrics	Description
delay	Delay when all caps are attached
delay0	Delay when no cap is attached
trf_full	Rise time when all caps are attached
trf_zero	Rise time when no cap is attached




Figure A.3: The Graph Used to Model the Two Modules Together