

## Changes from last revision

Date	User	Edits
12/13/2019	Mohsen Hassanpourghadi	Version 3.0
12/23/2019	Mohsen Hassanpourghadi	Specifications; Schematic and description of testbench; Design examples;

## Block descriptions

Design name	VCO Based ADC in TSMC 65nm CMOS
The Top-level cell name	ADC_vcobased_v1.scs
Designer	Mohsen Hassanpourghadi
Organization	University of Southern California

## Overview

*This ADC receives analog input voltage and transforms it into the phase information. Then, quantizes the phase information.*

## Block Specifications and Compliance

Spec Name	Min	Max	Note
Sampling rate (MS/s)	1	10000	The sampling speed is chosen by the AMPSE tool
SFDR (dB)	40	70	Maximum for the 10 bit ADC can be used
BW (MHz)	1 KHz	500MHz	High bandwidth cannot achieve excellent ENOB
SNDR (dB)	30	60	-
Power Consumption (mW)	1	100	-
VDD (Volt)	1	1	1 Volt VDD

## Block diagram

The block diagram representation of the design is as follows:





Figure 1: Architecture of VCO-based ADC with AMPSE

## Signal list



Signal Pins	Direction (I/O)	Type (supply, ground, analog current, analog voltage,	Max Voltage (core, IO or max voltage)	Specification
-------------	-----------------	---	---------------------------------------	---------------

		digital voltage)		
VDD	I	Supply	Core	Power Supply, 1.0 V
VSS	I	Ground	Core	Ground
IN1, IN2	I	Analog voltage	Core	Differential Analog Input
reset	I	Digital voltage	Core	Reset
Qij<0:9>	O	Analog voltage	Core	Outputs
op,op2,on,on2	T	Analog voltage	Core	Test points

## Design Hierarchy

The tabular description below corresponds to design hierarchy.

Category	Cell Name	Description	Figure
ADC_vcobased_v4	VCO_analogin_cmlbuffer_v2	Top level	Figure. A1
	VCO_Dtype2_65	Pseudo differential VCO	Figure. A2
	counter_verilogA	VerilogA counter	Code A3
	diff2sing_v1	Differential to single ended	Figure. A4
VCO_Dtype2_65	VCO_type2_65	VCO single output	Figure. A5
Testbench	test_VCO65_v4	Testbench for VCO based ADC	Figure. A6

## Test Bench

Cell Name	Note
test_VCO65_v4	Transient simulation for <ol style="list-style-type: none"> <li>locking time evaluation;</li> <li>SNDR;</li> <li>SFDR;</li> <li>...</li> </ol>

## Appendix

Figure. A1





Figure. A2



Code. A3:

```
// VerilogA for CAD_modules, counter_verilogA, verilogA
```

```
`include "constants.vams"
```

```
`include "disciplines.vams"
```

```
`define SIZE 10
```

```
module counter_verilogA(out, clk);
```

```
    inout clk;
```

```
    electrical clk;
```

```
    output [`SIZE-1 :0] out;
```

```
    electrical [`SIZE-1 :0] out;
```

## VCO-Based ADC in TSMC 65nm CMOS

```

parameter integer setval = 0 from [0:(1<<`SIZE)-1];
parameter real vtrans_clk = 0.6;
parameter real vtol = 0; // signal tolerance on the clk
parameter real ttol = 0; // time tolerance on the clk
parameter real vhigh = 1.2;
parameter real vlow = 0;
parameter real tdel = 30p;
parameter real trise = 30p;
parameter real tfall = 30p;
parameter integer up = 0 from [0:1]; //0=increasing 1=decreasing
parameter integer stepsize = 3;
integer outval;

analog begin
    @(initial_step("static","ac")) outval = setval;
    @(cross(V(clk)-vtrans_clk,1,vtol,ttol))
    outval = (outval +(+up- !up)*stepsize)%(1<<`SIZE);
    generate j (`SIZE-1 , 0) begin
        V(out[j]) <+ transition (!!(outval
        &(1<<j))*vhigh+!(outval&(1<<j))*vlow,tdel,trise,tfall);
    end
end

endmodule

```

Figure A.4:




Figure A.5:





Figure A.6:



## AMPSE Modules descriptions

Module Name	Class name in Netlist_Database.py	Class name in AMPSE_Graph.py
VCO	VCOSpice	VCO
Input Buffer	INBUF2Spice	INBUF2

*All the regression files are in /regfiles*

VCO:

<i>parameters</i>	<i>min</i>	<i>max</i>	<i>step</i>	<i>Description</i>
<i>wnnn(nm)</i>	200	1200	10	Width of NMOS
<i>fnnn</i>	2	20	1	# of fingers of NMOS
<i>wppp(nm)</i>	200	1200	10	Width of PMOS
<i>fppp</i>	2	20	1	# of fingers of PMOS

METRICS	DESCRIPTION
---------	-------------

<b>POWER</b>	Power consumption (W)
<b>VCM</b>	Input Common mode (V)
<b>VFS</b>	Input full scale (V)
<b>NOISE</b>	Noise of the VCO (Hz <sup>2</sup> )
<b>FREQ[1:8]</b>	Interpolated frequency at linspace(-vfs, +vfs,8)+vcm (Hz)

Input Buffer:

<i>parameters</i>	<i>min</i>	<i>max</i>	<i>step</i>	<i>Description</i>
<i>multi</i>	1	20	1	Buffer multiplier
<i>fing_in</i>	1	50	1	# of fingers of Input NMOS
<i>l_ttt (nm)</i>	60	400n	10	Length of tail NMOS
<i>fing_ttt</i>	1	50	1	# of Fingers of tail NMOS
<i>VCM (V)</i>	0.55	0.9	0.01	VCM of buffer
<i>wppp</i>	200n	1200n	10n	Width of PMOS in VCO
<i>fppp</i>	2	20	1	# of fingers of PMOS in VCO

<b>METRICS</b>	<b>DESCRIPTION</b>
<b>POWER</b>	Power consumption (W)
<b>GAIN</b>	Differential Gain of buffer (V/V)
<b>BANDWIDTH</b>	Buffers bandwidth (Hz)
<b>OUTVCM</b>	Output VCM (V)
<b>AVCM</b>	Common mode rejection ratio (dB)
<b>KICKBACK</b>	Kickback effect from the VCO (dB)
<b>IRN</b>	Input referred noise (uV <sup>2</sup> )
<b>OUT[1:4]</b>	Interpolated output voltage at (-0.3, +0.3,4)+VCM






Figure 1-AMPSE Modular Linking Graph