

# PSoC® Creator™ Project Datasheet for BLEModule

Creation Time: 03/31/2018 21:01:08 User: DESKTOP-L58I2FV\Muneeb

Project: BLEModule

**Tool: PSoC Creator 4.2** 

Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intl): 408.943.2600

http://www.cypress.com



#### Copyright

Copyright © 2018 Cypress Semiconductor Corporation. All rights reserved. Any design information or characteristics specifically provided by our customer or other third party inputs contained in this document are not intended to be claimed under Cypress's copyright.

#### **Trademarks**

PSoC and CapSense are registered trademarks of Cypress Semiconductor Corporation. PSoC Creator is a trademark of Cypress Semiconductor Corporation. All other trademarks or registered trademarks referenced herein are the property of their respective owners.

#### **Philips I2C Patent Rights**

Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name, NXP Semiconductors.

#### Disclaimer

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. While reasonable precautions have been taken, Cypress assumes no responsibility for any errors that may appear in this document. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of a Cypress product in a life support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

#### **Flash Code Protection**

Cypress products meet the specifications contained in their particular Cypress PSoC Datasheets. Cypress believes that its family of PSoC products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as 'unbreakable.'

Cypress is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress are committed to continuously improving the code protection features of our products.



# **Table of Contents**

1 Overview	1
2 Pins	3
2.1 Hardware Pins	4
2.2 Hardware Ports.	
2.3 Software Pins	
3 System Settings	
3.1 System Configuration.	
3.2 System Debug Settings.	
3.3 System Operating Conditions	
4 Clocks	
4.1 System Clocks	
4.2 Local and Design Wide Clocks	
5 Interrupts	
5.1 Interrupts	
6 Flash Memory	
7 Design Contents	
7.1 Schematic Sheet: Page 1	
8 Components.	
8.1 Component type: BLE [v3.40]	
8.1.1 Instance BLE 1	
8.2 Component type: PWM [v3.30]	
8.2.1 Instance LED DIMMER.	
8.3 Component type: SCB_P4 [v4.0]	
8.3.1 Instance console	
8.3.2 Instance EZI2C_1	
9 Other Resources	.41



#### 1 Overview

The Cypress PSoC 4 is a family of 32-bit devices with the following characteristics:

- Digital system that includes configurable Universal Digital Blocks (UDBs) and specific function peripherals such as PWM, UART, SPI and I2C
- Analog subsystem that includes 12-bit SAR ADC, comparators, op amps, CapSense, LCD drive and more
- Several types of memory elements, including SRAM and flash
- Programming and debug system through Serial Wire Debug (SWD)
- High-performance 32-bit ARM Cortex-M0 core with a nested vectored interrupt controller (NVIC)
- Flexible routing to all pins

Figure 1 shows the major components of a typical <u>PRoC BLE</u> series member PSoC 4 device. For details on all the systems listed above, please refer to the <u>PSoC 4 Technical Reference Manual</u>.




Figure 1. PRoC BLE Device Series Block Diagram



Table 1 lists the key characteristics of this device.

Table 1. Device Characteristics

Name	Value
Part Number	CYBLE-022001-00
Package Name	21-SMT
Family	PSoC 4
Series	PRoC BLE
Max CPU speed (MHz)	48
Flash size (kB)	128
SRAM size (kB)	16
Vdd range (V)	1.9 to 5.5
Automotive qualified	No (Industrial Grade Only)
Temp range (Celsius)	-40 to 85

NOTE: The CPU speed noted above is the maximum available speed. The CPU is clocked by HFCLK, listed in the <u>System Clocks</u> section below.

Table 2 lists the device resources that this design uses:

Table 2. Device Resources


Resource Type	Used	Free	Max	% Used
Digital Clocks	1	3	4	25.00 %
Interrupts	3	29	32	9.38 %
Ю	8	9	17	47.06 %
Segment LCD	0	1	1	0.00 %
CapSense	0	1	1	0.00 %
Die Temp	0	1	1	0.00 %
Serial Communication (SCB)	2	0	2	100.00 %
BLE	1	0	1	100.00 %
Timer/Counter/PWM	0	4	4	0.00 %
Pre-configured Blocks	2	2	4	50.00 %
SAR ADC	0	1	1	0.00 %
DAC				
7-bit IDAC	0	1	1	0.00 %
8-bit IDAC	0	1	1	0.00 %



### 2 Pins

Figure 2 shows the pin layout of this device.

Figure 2. Device Pin Layout





#### 2.1 Hardware Pins

Table 3 contains information about the pins on this device in device pin order. (No connection ["n/c"] pins have been omitted.)

Table 3. Device Pins

Pin	Port	Name	Type	<b>Drive Mode</b>
2	GND	GND	Power	
17	GND	GND	Power	
18	P0[6]	Debug:SWD_IO	Reserved	
19	P1[7]	GPIO [unused]		
20	VDD	VDD	Power	
21	XRES	XRES	Dedicated	
22	P3[5]	\EZI2C_1:scl\	Dgtl In	OD, DL
23	P3[4]	\EZI2C_1:sda\	Dgtl In	OD, DL
24	P3[7]	GPIO [unused]		
26	P1[4]	\console:rx\	Dgtl In	HiZ digital
27	P1[5]	\console:tx\	Dgtl Out	Strong drive
3	P4[1]	Button	Software In/Out	Res pull up
28	P3[6]	GPIO [unused]		
29	P4[0]	GPIO [unused]		
144	VREF	VREF	Dedicated	
4	P5[1]	OVT IO [unused]		
5	P5[0]	OVT IO [unused]		
6	VDDR	VDDR	Power	
13	P1[6]	FAN Dgtl C		Strong drive
14	P0[7]	Debug:SWD_CK	Reserved	
15	P0[4]	GPIO [unused]		
16	P0[5]	GPIO [unused]		

Abbreviations used in Table 3 have the following meanings:

- Dgtl In = Digital Input
- OD, DL = Open drain, drives low
- HiZ digital = High impedance digital
- Dgtl Out = Digital Output
- Res pull up = Resistive pull up



#### 2.2 Hardware Ports

Table 4 contains information about the pins on this device in device port order. (No connection ["n/c"], power and dedicated pins have been omitted.)

Table 4. Device Ports

Port	Pin	Name	Type	Drive Mode
P0[4]	15	GPIO [unused]		
P0[5]	16	GPIO [unused]		
P0[6]	18	Debug:SWD_IO	Reserved	
P0[7]	14	Debug:SWD_CK	Reserved	
P1[4]	26	\console:rx\	Dgtl In	HiZ digital
P1[5]	27	\console:tx\	Dgtl Out	Strong drive
P1[6]	13	FAN	Dgtl Out	Strong drive
P1[7]	19	GPIO [unused]		
P3[4]	23	\EZI2C_1:sda\	Dgtl In	OD, DL
P3[5]	22	\EZI2C_1:scl\	Dgtl In	OD, DL
P3[6]	28	GPIO [unused]	GPIO [unused]	
P3[7]	24	GPIO [unused]	GPIO [unused]	
P4[0]	29	GPIO [unused]	GPIO [unused]	
P4[1]	3	Button Software		Res pull up
			In/Out	
P5[0]	5	OVT IO [unused]		
P5[1]	4	OVT IO [unused]		

Abbreviations used in Table 4 have the following meanings:

- Dgtl In = Digital Input
- HiZ digital = High impedance digital
- Dgtl Out = Digital Output
- OD, DL = Open drain, drives low
- Res pull up = Resistive pull up



#### 2.3 Software Pins

Table 5 contains information about the software pins on this device in alphabetical order. (Only software-accessible pins are shown.)

Table 5. Software Pins

Name	Port	Type
\console:rx\	P1[4]	Dgtl In
\console:tx\	P1[5]	Dgtl Out
\EZI2C_1:scl\	P3[5]	Dgtl In
\EZI2C_1:sda\	P3[4]	Dgtl In
Button	P4[1]	Software
		In/Out
Debug:SWD_CK	P0[7]	Reserved
Debug:SWD_IO	P0[6]	Reserved
FAN	P1[6]	Dgtl Out
GPIO [unused]	P0[4]	
GPIO [unused]	P4[0]	
GPIO [unused]	P3[6]	
GPIO [unused]	P1[7]	
GPIO [unused]	P3[7]	
GPIO [unused]	P0[5]	
OVT IO [unused]	P5[0]	
OVT IO [unused]	P5[1]	

Abbreviations used in Table 5 have the following meanings:

- Dgtl In = Digital Input
- Dgtl Out = Digital Output

For more information on reading, writing and configuring pins, please refer to:

- Pins chapter in the <u>System Reference Guide</u>
  - CyPins API routines
- Programming Application Interface section in the cy pins component datasheet



# **3 System Settings**

### 3.1 System Configuration

Table 6. System Configuration Settings

Name	Value
Device Configuration Mode	Compressed
Unused Bonded IO	Disallowed
Heap Size (bytes)	0x80
Stack Size (bytes)	0x0800
Include CMSIS Core Peripheral Library Files	True

### 3.2 System Debug Settings

Table 7. System Debug Settings

Name	Value
Debug Select	SWD (serial wire debug)
Chip Protection	Open

### **3.3 System Operating Conditions**

Table 8. System Operating Conditions

Name	Value
VDD (V)	3.3
VDDR (V)	3.3
Variable VDDA	True



#### 4 Clocks


The clock system includes these clock resources:

- Four internal clock sources:
  - o 3 to 48 MHz Internal Main Oscillator (IMO) ±2% at 3 MHz
  - 4 to 33 MHz External Crystal Oscillator (ECO)
  - o 32 kHz Internal Low Speed Oscillator (ILO) output
  - o 32.768 kHz Watch Crystal Oscillator (ILO) output
- HFCLK can be generated using an external signal from EXTCLK pin
- Twelve clock dividers, each with 16-bit divide capability:

WCO 32.768 kHz

- o Eight can be used for fixed-function blocks
- o Four can be used for the UDBs

Figure 3. System Clock Configuration





#### 4.1 System Clocks

Table 9 lists the system clocks used in this design.

Table 9. System Clocks

Name	Domain	Source	Desired		Accuracy		Enabled
			Freq	Freq	(%)	at Reset	
PLL1_Sel	NONE	IMO	48 MHz	48 MHz	±2	True	True
SysClk	NONE	HFClk	? MHz	48 MHz	±2	True	True
PLL0_Sel	NONE	IMO	48 MHz	48 MHz	±2	True	True
Direct_Sel	NONE	IMO	48 MHz	48 MHz	±2	True	True
HFClk	NONE	Direct_Sel	48 MHz	48 MHz	±2	True	True
IMO	NONE		48 MHz	48 MHz	±2	True	True
ECO	NONE		24 MHz	24 MHz	±0	True	True
LFClk	NONE	WCO	? MHz	32.768	±0.015	True	True
				kHz			
WCO	NONE		32.768	32.768	±0.015	True	True
			kHz	kHz			
ILO	NONE		32 kHz	32 kHz	±60	True	True
RTC_Sel	NONE	None	? MHz	? MHz	±0	True	True
DigSig2	NONE		? MHz	? MHz	±0	False	False
DigSig4	NONE		? MHz	? MHz	±0	False	False
DigSig3	NONE		? MHz	? MHz	±0	False	False
Timer2 (WDT2)	NONE	LFClk	? MHz	? MHz	±0	False	False
DigSig1	NONE		? MHz	? MHz	±0	False	False
ExtClk	NONE		24 MHz	? MHz	±0	False	False
Timer1 (WDT1)	NONE	LFClk	? MHz	? MHz	±0	False	False
Timer0 (WDT0)	NONE	LFClk	? MHz	? MHz	±0	False	False

### 4.2 Local and Design Wide Clocks

Local clocks drive individual analog and digital blocks. Design wide clocks are a user-defined optimization, where two or more analog or digital blocks that share a common clock profile (frequency, etc) can be driven from the same clock divider output source.

Figure 4. Local and Design Wide Clock Configuration




Table 10 lists the local clocks used in this design.

Table 10. Local Clocks



Name	Domain	Source	Desired	Nominal	Accuracy	Start	Enabled
			Freq	Freq	(%)	at	
						Reset	
Clock_1	DIGITAL	HFClk	12 MHz	12 MHz	±2	True	True
EZI2C_1	FIXED	HFClk	1.55	1.6 MHz	±2	True	True
SCBCLK	FUNCT-		MHz				
	ION						
console	FIXED	HFClk	460.8	461.538	±2	True	True
SCBCLK	FUNCT-		kHz	kHz			
	ION						
BLE_1_LFCLK	NONE	LFClk	32.768	32.768	±0.015	True	True
			kHz	kHz			

For more information on clocking resources, please refer to:

- Clocking System chapter in the PSoC 4 Technical Reference Manual
- Clocking chapter in the **System Reference Guide** 

  - CySysClkImo API routines
     CySysClkIlo API routines
     CySysClkEco API routines
     CySysClkWco API routines
     CySysClkWrite API routines



### **5 Interrupts**

### 5.1 Interrupts

This design contains the following interrupt components: (0 is the highest priority)

Table 11. Interrupts

Name	Intr Num	Vector	Priority
isr_1	4	4	3
EZI2C_1_SCB_IRQ	10	10	3
BLE_1_bless_isr	12	12	3

For more information on interrupts, please refer to:

- Interrupt Controller chapter in the PSoC 4 Technical Reference Manual
- Interrupts chapter in the System Reference Guide
  O Cylnt API routines and related registers
- Datasheet for cy\_isr component



### **6 Flash Memory**

PSoC 4 devices offer a host of Flash protection options and device security features that you can leverage to meet the security and protection requirements of an application. These requirements range from protecting configuration settings or Flash data to locking the entire device from external access.

Table 12 lists the Flash protection settings for your design.

Table 12. Flash Protection Settings

Start Address	End Address	Protection Level
0x0	0x1FFFF	U - Unprotected

Flash memory is organized as rows with each row of flash having 128 bytes. Each flash row can be assigned one of four protection levels:

- U Unprotected
- W Full Protection

For more information on Flash memory and protection, please refer to:

- Flash Protection chapter in the <u>PSoC 4 Technical Reference Manual</u>
- Flash and EEPROM chapter in the **System Reference Guide** 
  - CySysFlash API routines




### 7 Design Contents

This design's schematic content consists of the following schematic sheet:

### 7.1 Schematic Sheet: Page 1

Figure 5. Schematic Sheet: Page 1



This schematic sheet contains the following component instances:

- Instance <a href="BLE\_1">BLE\_v3\_40</a>)
- Instance console (type: SCB\_P4\_v4\_0)
- Instance <u>EZI2C\_1</u> (type: SCB\_P4\_v4\_0)
- Instance <u>LED\_DIMMER</u> (type: PWM\_v3\_30)



## **8 Components**

8.1 Component type: BLE [v3.40]

8.1.1 Instance BLE\_1

**Description: Bluetooth Low Energy (BLE)** 

Instance type: BLE [v3.40]

Datasheet: online component datasheet for BLE

Table 13. Component Parameters for BLE\_1

Parameter Name	Value	Description
AutopopulateWhitelist	true	Provides an option to link the whitelist to the bonded device list.
EnableExternalPAcontrol	false	Enables external power amplifier control signal with align with internal PA on time. High active.
EnableExternalPrepWriteBuff	false	Enables application to provide dynamically allocated buffer for prepare write request. The buffer should be allocated and provided after CYBLE_EVT MEMORY_REQUEST event from stack.
EnableL2capLogicalChannels	true	Enables L2CAP logical channels support.
EnableLinkLayerPrivacy	false	Enables LL Privacy 1.2 feature of Bluetooth 4.2.
HalBaudRate	115200	UART baud rate
HalCtsEnable	true	In the HCI mode, the parameter enables the cts output in the UART.
HalCtsPolarity	Active Low	In the HCI mode, the parameter specifies the active polarity of the output cts signal of the UART.
HalRtsEnable	true	In the HCI mode, the parameter enables the rts output in the UART.
HalRtsPolarity	Active Low	In the HCI mode, the parameter specifies the active polarity of the output rts signal of the UART.
HalRtsTriggerLevel	4	In the HCI mode, the parameter specifies the number of entries in the RX FIFO to activate the rts output signal of the UART.
HciMode	UART	Defines the HCI interface.
ImportFilePath		The path to the file shared by another BLE component instance.



Parameter Name	Value	Description
KeypressNotifications	false	Provides an option for a keyboard-only device during the LE secure pairing process to send key press notifications when the user enters or deletes a key.
L2capMpsSize	23	The maximum size of payload data that the L2CAP layer is capable of accepting.
L2capMtuSize	23	The maximum SDU size of an L2CAP packet.
L2capNumChannels	1	The number of LE L2CAP connection oriented logical channels required by the application.
L2capNumPsm	1	The number of PSMs required by the application.
LLMaxRxPayloadSize	27	The maximum link layer receive payload size to be used in the design.
LLMaxTxPayloadSize	27	The maximum link layer transmit payload size to be used in the design.
MaxAttrNoOfBuffer	1	Number of buffers can be increased from 1 to 10 to achieve better throughput if attribute mtu > 32.
MaxBondedDevices	4	The maximum number of bonded devices to be supported by this device.
MaxResolvableDevices	8	The maximum number of peer devices whose addresses should be resolved by this device.
MaxWhitelistSize	8	The maximum number of devices that can be added to the whitelist.
Mode	Profile	Defines the component operating mode.
SharingMode	None	Defines if some parts of code are shared between two BLE components.
StackMode	Release	Determines the internal stack mode. Is used to switch the operation for debugging.
StrictPairing	false	Provides an option to use only the selected security features and doesn't fallback to an unsecure connection if the peer device doesn't support the selected security features.
UseDeepSleep	false	Indicates whether deep sleep mode is used.
User Comments		Instance-specific comments.

# 8.2 Component type: PWM [v3.30]



**Description: 8 or 16-bit Pulse Width Modulator** 

Instance type: PWM [v3.30]
Datasheet: online component datasheet for PWM

Table 14. Component Parameters for LED\_DIMMER

Parameter Name	Value	Description
CaptureMode	None	Defines the functionality of the capture Input. The parameter determines which signal on the capture input is required to capture the current count value to the FIFO.
CompareStatusEdgeSense	true	Enables edge sense detection on compare outputs for use in edge sensitive interrupts
CompareType1	Less	Sets the compare value comparison type setting for the compare 1 output
CompareType2	Less	Sets the compare value comparison type setting for the compare 2 output
CompareValue1	12000	Compares Output 1 to value
CompareValue2	63	Compares Output 2 to value
DeadBand	Disabled	Defines whether dead band outputs are desired or not.
DeadTime	1	Defines the number of required dead band clock cycles
DitherOffset	0.00	Allows the user to implement dither to get more bits out of a 8 or 16 bit PWM.
EnableMode	Software Only	Specifies the method of enabling the PWM. This can be either hardware or software.
FixedFunction	false	Determines whether the fixed function counter timer is used or the UDB implementation is used.
InterruptOnCMP1	false	Enables the interrupt on compare1 true event
InterruptOnCMP2	false	Enables the interrupt on compare2 true event
InterruptOnKill	false	Enables the interrupt on a kill event
InterruptOnTC	false	Enables the interrupt on terminal count event
KillMode	Disabled	Parameter to select the kill mode for build time.
MinimumKillTime	1	Sets the minimum number of clock cycles that a kill must be active on the outputs when KillMode is set to Minimum Kill Time mode
Period	12000	Defines the PWM period value
PWMMode	One Output	Defines the overall mode of the PWM
Resolution	16	Defines the bit width of the PWM (8 or 16 bits)



Parameter Name	Value	Description
RunMode	Continuous	Defines the run mode options to
		be either continuous or one shot
TriggerMode	None	Determines the mode of starting the PWM, i.e. triggering the PWM counter to start
UseInterrupt	true	Enables the placement and usage of the status register
User Comments		Instance-specific comments.

# 8.3 Component type: SCB\_P4 [v4.0]

#### 8.3.1 Instance console

Description: Serial Communication Block (SCB) Instance type: SCB\_P4 [v4.0]

Datasheet: online component datasheet for SCB\_P4

Table 15. Component Parameters for console

Parameter Name	Value	Description
Ezl2cByteModeEnable	false	When the SCB mode is EZI2C, this parameter specifies the number of bits per FIFO data element.  The byte mode – false: a 16-bit FIFO data element. The FIFO depth is 8 entries.  The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 16 entries.
		Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
Ezl2cClockFromTerm	false	When the SCB mode is EZI2C, this parameter provides a clock terminal to connect a clock outside the component.
Ezl2cClockStretching	true	When the SCB mode is EZI2C, this parameter specifies whether the SCL is stretched while in EZI2C operation.
Ezl2cDataRate	100	When the SCB mode is EZI2C, this parameter defines EZI2C Data rate in kbps. The standard data rates are: 100, 400 and 1000 kbps.
Ezl2cNumberOfAddresses	1	When the SCB mode is EZI2C, this parameter defines the number of I2C slave addresses that device respond to.
Ezl2cPrimarySlaveAddress	8	When the SCB mode is EZI2C, this parameter specifies EZI2C primary 7-bits slave address (MSB ignored).



Parameter Name	Value	Description
Ezl2cSecondarySlaveAddress	9	When the SCB mode is EZI2C,
		this parameter specifies EZI2C
		secondary 7-bits slave address
		(MSB ignored).
		Only applicable when EZI2C
		clock stretching option is set.
Ezl2cSubAddressSize	8	When the SCB mode is EZI2C,
221200db/ (ddi 0000120		this parameter specifies the
		maximum size of the slave
		buffer that is exposed to the
		master: 8bits – maximum buffer
		size is 256 bytes, 16 bits –
		maximum buffer size is 65535
		bytes.
Ezl2cWakeEnable	false	When the SCB mode is EZI2C,
		this parameter enables wakeup
		from Deep Sleep on I2C
		address match event.
I2C Bus Voltage	3.3	When the SCB mode is I2C, this
120 2 at 1 analys		parameter specifies the voltage
		applied to the pull-up resistors
		on the I2C bus.
		Only applicable for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
I2C Bus Voltage	3.3	When the SCB mode is EZI2C,
		this parameter specifies the
		voltage applied to the pull-up
		resistors on the I2C bus.
		Only applicable for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
I2cAcceptAddress	false	When the SCB mode is I2C, this
		parameter specifies whether to
		accept the match slave address
		in RX FIFO or not. All slave
		matched addresses are ACKed.
		The user has to register the
		callback function to handle
		accepted addresses. This
		feature has to be used when
		more than one address support
10.4		is required.
I2cAcceptGeneralCall	false	When the SCB mode is I2C, this
		parameter specifies whether to
		accept the general call address.
		The general call address is
		ACKed when accepted and
		NAKed otherwise. The user has
		to register the callback function
		to handle the general call
		address.



Parameter Name	Value	Description
I2cByteModeEnable	false	When the SCB mode is I2C, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16-bit FIFO data element. The FIFO depth is 8 entries.  The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 16 entries.  Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
I2cClockFromTerm	false	When the SCB mode is I2C, this parameter provides a clock terminal to connect a clock outside the component.
I2cDataRate	100	When the SCB mode is I2C, this parameter specifies the data rate in kbps. The standard data rates are: 100, 400 and 1000 kbps.
I2cExternIntrHandler	false	When the SCB mode is I2C, this parameter specifies whether the I2C interrupt handler is configured in SCB_I2CInit(). This parameter is intended to be used by the PM/SM bus component. The modification parameter default value causes I2C mode failures.
I2cManualOversampleControl	true	When the SCB mode is I2C, this parameter specifies the method of calculating the oversampling as manual or automatic.
I2cMode	Slave	When the SCB mode is I2C, this parameter defines the I2C operation mode as: Slave, Master, Multi-Master or Multi-Master-Slave.
I2cOvsFactor	16	When the SCB mode is I2C, this parameter defines the oversampling factor of SCBCLK.
I2cOvsFactorHigh	8	When the SCB mode is I2C, this parameter defines the high oversampling factor of SCBCLK. Only applicable for I2C Master modes.
I2cOvsFactorLow	8	When the SCB mode is I2C, this parameter defines the low oversampling factor of SCBCLK. Only applicable for I2C Master modes.



Parameter Name	Value	Description Description
I2cSlaveAddress	8	When the SCB mode is I2C, this parameter specifies the I2C 7-bits slave address (MSB ignored).
I2cSlaveAddressMask	254	When the SCB mode is I2C, this parameter specifies the I2C Slave address mask.  Bit value 0 – excludes bit from address comparison.  Bit value 1 – the bit needs to match with the corresponding bit of the I2C slave address.
I2cWakeEnable	false	When the SCB mode is I2C, this parameter enables wakeup from Deep Sleep on an I2C address match event.
ScbMisoSdaTxEnable	true	This parameter defines the availability of the spi_miso_i2csda_uart_tx pin.
ScbMode	UART	This parameter defines the mode of operation for the SCB component.
ScbMosiSclRxEnable	true	This parameter defines the availability of the spi_mosi_i2cscl_uart_rx pin.
ScbRxWakeIrqEnable	false	This parameter defines the availability of the spi_mosi_i2cscl_uart_rx_wake pin.
ScbSclkEnable	false	This parameter defines the availability of the sclk pin.
ScbSs0Enable	false	This parameter defines the availability of the ss0 pin.
ScbSs1Enable	false	This parameter defines the availability of the ss1 pin.
ScbSs2Enable	false	This parameter defines the availability of the ss2 pin.
ScbSs3Enable	false	This parameter defines the availability of the ss3 pin.
Show EZI2C Terminals	false	When the SCB mode is EZI2C, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins.
Show I2C Terminals	false	When the SCB mode is I2C, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins.
Show SPI Terminals	false	When the SCB mode is SPI, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component.



Parameter Name	Value	Description
Show UART Terminals	false	When the SCB mode is UART,
		this parameter removes internal
		pins and expose signals to
		terminals. The exposed
		terminals must be connected to
		the pins or SmartIO component.
Slew Rate	Fast	When the SCB mode is EZI2C,
		this parameter specifies the
		slew rate settings of the I2C
		pins.
		For devices supporting GPIO
		Over-Voltage Tolerance
		(GPIO_OVT) pins, I2C FM+
		options should be used when
		I2C data rate is greater than
		400 kbps. This option also
		requires the I2C bus voltage to
		be defined.Refer to the Device
		Datasheet to determine which
		pins are GPIO_OVT capable.
Slew Rate	Fast	When the SCB mode is I2C, this
		parameter specifies the slew
		rate settings of the I2C pins.
		For devices supporting GPIO
		Over-Voltage Tolerance
		(GPIO_OVT) pins, I2C FM+
		options should be used when
		I2C data rate is greater than
		400 kbps. This option also requires the I2C bus voltage to
		be defined. Refer to the Device
		Datasheet to determine which
		pins are GPIO_OVT capable.
SpiBitRate	1000	When the SCB mode is SPI,
Spibilitate	1000	this parameter specifies the Bit
		rate in kbps (up to 8000 kbps);
		the actual rate may differ based
		on available clock frequency
		and component settings. This
		parameter has no effect if the
		Clock from terminal parameter
		is enabled.
SpiBitsOrder	MSB First	When the SCB mode is SPI,
		this parameter defines the bit
		order as: MSB first or LSB first.
SpiByteModeEnable	false	When the SCB mode is SPI,
, ,	.323	this parameter specifies the
		number of bits per FIFO data
		element.
		The byte mode – false: a 16-bit
		FIFO data element. The FIFO
		depth is 8 entries.
		The byte mode – true: an 8-bit
		FIFO data element. The FIFO
		depth is 16 entries.
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.



22

Parameter Name	Value	Description Description
SpiClockFromTerm	false	When the SCB mode is SPI,
Spiciodal form	laico	this parameter provides a clock
		terminal to connect a clock
		outside the component.
SpiFreeRunningSclk	false	When the SCB mode is SPI,
Opir recreatining cont	laise	this parameter specifies the
		SCLK generation by the master
		as: gated or free running
		(continuous).
		(551111112525).
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
SpiInterruptMode	None	When the SCB mode is SPI,
' '		this parameter specifies the
		interrupt mode. None: Removes
		all interrupt support. Internal:
		Leaves the interrupt SCBIRQ
		inside the component - the
		interrupt terminal becomes
		invisible. External: Provides an
		interrupt terminal to connect an
		interrupt outside the component.
SpiIntrMasterSpiDone	false	When the SCB mode is SPI,
·		this parameter enables the
		SCB.INTR_M. SPI_DONE
		interrupt source.
		SCB.INTR_M. SPI_DONE: all
		data are sent into TX FIFO and
		the TX FIFO and the shifter
		register are emptied.
		Only applicable for SPI Master
		mode.
SpilntrRxFull	false	When the SCB mode is SPI,
		this parameter enables the
		SCB.INTR_RX.FULL interrupt
		source.
		SCB.INTR_RX.FULL trigger
0.11.4.5.11.45		condition: RX FIFO is full.
SpiIntrRxNotEmpty	false	When the SCB mode is SPI,
		this parameter enables the
		SCB.INTR_RX.NOT_EMPTY
		interrupt source.
		SCB.INTR_RX.NOT_EMPTY
		trigger condition: RX FIFO is not
		empty. There is at least one
Spiletr Dy Overflow	foloo	entry to get data from.
SpiIntrRxOverflow	false	When the SCB mode is SPI,
		this parameter enables the
		SCB.INTR_RX.OVERFLOW
		interrupt source.
		SCB.INTR_RX.OVERFLOW trigger condition: attempt to
		write to a full RX FIFO.
		WITE ID A IUII RA FIFU.



Parameter Name	Value	Description
SpiIntrRxTrigger	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.TRIGGER interrupt source. SCB.INTR_RX.TRIGGER trigger condition: remains active until RX FIFO has more entries than the value specified by SpiRxTriggerLevel.
SpiIntrRxUnderflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.UNDERFLOW interrupt source. SCB.INTR_RX.UNDERFLOW trigger condition: attempt to read from an empty RX FIFO.
SpiIntrSlaveBusError	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_SLAVE.BUSERROR interrupt source. SCB.INTR_SLAVE.BUSERROR trigger condition: slave select line is deselected at an unexpected time in the SPI transfer.  Only applicable for SPI Slave mode.
SpiIntrTxEmpty	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.EMPTY interrupt source.  SCB.INTR_TX.EMPTY trigger condition: TX FIFO is empty.
SpiIntrTxNotFull	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.NOT_FULL interrupt source. SCB.INTR_TX.NOT_FULL trigger condition: TX FIFO is not full. There is at least one entry to put data.
SpiIntrTxOverflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.OVERFLOW trigger condition: attempt to write to a full TX FIFO.
SpilntrTxTrigger	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source.  SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by SpiTxTriggerLevel.



24

Parameter Name	Value	Description
SpiIntrTxUnderflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO.
SpiLateMisoSampleEnable	false	When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master.
SpiMedianFilterEnable	false	When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line.
SpiMode	Slave	When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master.
SpiNumberOfRxDataBits	8	When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction.
SpiNumberOfSelectLines	1	When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one slave select line. The SPI Master has up to 4 lines.
SpiNumberOfTxDataBits	8	When the SCB mode is SPI, this parameter define the number of data bits inside the SPI byte/word for TX direction.
SpiOvsFactor	16	When the SCB mode is SPI, this parameter defines the oversampling factor of SCBCLK.
SpiRemoveMiso	false	When the SCB mode is SPI, this parameter removes the MISO pin.
SpiRemoveMosi	false	When the SCB mode is SPI, this parameter removes the MOSI pin.
SpiRemoveSclk	false	When the SCB mode is SPI, this parameter removes the SCLK pin.
SpiRxBufferSize	8	When the SCB mode is SPI, this parameter defines the size of the RX buffer.
SpiRxOutputEnable	false	When the SCB mode is SPI, this parameter enables the RX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller.



Parameter Name	Value	Description
SpiRxTriggerLevel	7	When the SCB mode is SPI,
		this parameter defines the
		number of entries in the RX
		FIFO to control the SCB.INTR
		RX.TRIGGER interrupt event or
		RX DMA trigger output.
SpiSclkMode	CPHA = 0, CPOL	When the SCB mode is SPI,
	= 0	this parameter defines the serial
		clock phase (CPHA) and
0 10 00 1 11	A ()	polarity (CPOL).
SpiSs0Polarity	Active Low	When the SCB mode is SPI,
		this parameter specifies active
		polarity of slave select 0.
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
SpiSs1Polarity	Active Low	When the SCB mode is SPI,
	, (50, 75 25 77	this parameter specifies active
		polarity of slave select 1.
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
SpiSs2Polarity	Active Low	When the SCB mode is SPI,
		this parameter specifies active
		polarity of slave select 2.
		Applicable apply for devices
		Applicable only for devices other than PSoC 4000/PSoC
		4100/PSoC 4200.
SpiSs3Polarity	Active Low	When the SCB mode is SPI,
Opiosor oranity	Active Low	this parameter specifies active
		polarity of slave select 3.
		perametry or oracle control or
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
SpiSubMode	Motorola	When the SCB mode is SPI,
		this parameter defines the sub
		mode of the SPI as: Motorola,
		TI(Start Coincides), TI(Start
		Precedes), or National Semiconductor.
SpiTransforSoparation	Continuous	When the SCB mode is SPI,
SpiTransferSeparation	Continuous	this parameter defines the type
		of SPI transfers separation as:
		continuous or separated.
SpiTxBufferSize	8	When the SCB mode is SPI,
		this parameter defines the size
		of the TX buffer.
SpiTxOutputEnable	false	When the SCB mode is SPI,
		this parameter enables the TX
		trigger output terminal of the
		component. This terminal must
		be connected to the DMA input
		trigger or left unconnected. Only
		applicable for devices which
		have a DMA controller.



Parameter Name	Value	Possintion EMBEDDED IN TI
SpiTxTriggerLevel	Value 0	Description When the SCB mode is SPI,
		this parameter defines the
		number of entries in the TX
		FIFO to control the SCB.INTR
		TX.TRIGGER interrupt event or
		TX DMA trigger output.
SpiWakeEnable	false	When the SCB mode is SPI,
		this parameter enables wakeup
		from Deep Sleep on slave
LlowD: doModo Exoblo	false	select event.
UartByteModeEnable	laise	When the SCB mode is UART, this parameter specifies the
		number of bits per FIFO data
		element.
		The byte mode – false: a 16-bit
		FIFO data element. The FIFO
		depth is 8 entries.
		The byte mode – true: an 8-bit
		FIFO data element. The FIFO
		depth is 16 entries.
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
UartClockFromTerm	false	When the SCB mode is UART,
		this parameter provides a clock
		terminal to connect a clock
		outside the component.
UartCtsEnable	false	When the SCB mode is UART,
		this parameter enables the cts
		input.
		Only applicable for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
UartCtsPolarity	Active Low	When the SCB mode is UART,
		this parameter specifies active
		polarity of an input cts signal.
		Only applicable for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
UartDataRate	38400	When the SCB mode is UART,
		this parameter specifies the
		Baud rate in bps (up to 1000
		kbps); the actual rate may differ
		based on available clock
		frequency and component
		settings. This parameter has no
		effect if the Clock from terminal parameter is enabled.
UartDirection	TX + RX	When the SCB mode is UART,
Cal Direction	17.10	this parameter enables RX or
		TX direction or both
		simultaneously.
UartDropOnFrameErr	false	When the SCB mode is UART,
·		this parameter defines whether
		the data is dropped from RX
		FIFO on a frame error event.



Parameter Name	Value	Description
UartDropOnParityErr	false	When the SCB mode is UART,
		this parameter determines
		whether the data is dropped
		from RX FIFO on a parity error
		event.
UartInterruptMode	None	When the SCB mode is UART,
		this parameter specifies the
		interrupt mode. None: Removes
		all interrupt support. Internal:
		Leaves the interrupt SCBIRQ inside the component - the
		interrupt terminal becomes
		invisible. External: Provides an
		interrupt terminal to connect an
		interrupt outside component.
UartIntrRxBreakDetected	false	This parameter enables the RX
Cartiful (XB) Call B Clotted	laise	break detection interrupt source
		to trigger the interrupt output.
UartIntrRxFrameErr	false	When the SCB mode is UART,
Cartinar da ramezn	laio	this parameter enables the
		SCB.INTR RX.FRAME -
		ERROR interrupt source.
		SCB.INTR_RX.FRAME
		ERROR trigger condition: frame
		error in received data frame.
UartIntrRxFull	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_RX.FULL interrupt
		source.
		SCB.INTR_RX.FULL trigger
Hardlate Da Nat Court	£.1.	condition: RX FIFO is full.
UartIntrRxNotEmpty	false	When the SCB mode is UART,
		this parameter enables the SCB.INTR RX.NOT EMPTY
		interrupt source.
		SCB.INTR_RX.NOT_EMPTY
		trigger condition: RX FIFO is not
		empty. There is at least one
		entry to get data from.
UartIntrRxOverflow	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_RX.OVERFLOW
		interrupt source.
		SCB.INTR_RX.OVERFLOW
		trigger condition: attempt to
		write to a full RX FIFO.
UartIntrRxParityErr	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_RX.PARITY
		ERROR interrupt source.
		SCB.INTR_RX.PARITY
		ERROR trigger condition: parity
		error in received data frame.



28

Parameter Name	Value	Description Description
UartIntrRxTrigger	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.TRIGGER interrupt source. SCB.INTR_RX.TRIGGER trigger condition: remains active
		until RX FIFO has more entries than the value specified by UartRxTriggerLevel.
UartIntrRxUnderflow	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.UNDERFLOW interrupt source. SCB.INTR_RX.UNDERFLOW trigger condition: attempt to read from an empty RX FIFO.
UartIntrTxEmpty	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.EMPTY interrupt source.  SCB.INTR_TX.EMPTY trigger condition: TX FIFO is empty.
UartIntrTxNotFull	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.NOT_FULL interrupt source. SCB.INTR_TX.NOT_FULL trigger condition: TX FIFO is not full. There is at least one entry to put data.
UartIntrTxOverflow	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.OVERFLOW interrupt source.  SCB.INTR_TX.OVERFLOW trigger condition: attempt to write to a full TX FIFO.
UartIntrTxTrigger	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by UartTxTriggerLevel.
UartIntrTxUartDone	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.UART_DONE interrupt source.  SCB.INTR_TX.UART_DONE trigger condition: all data are sent in to TX FIFO and the transmit FIFO and the shifter register are emptied.



Parameter Name	Value	Description
UartIntrTxUartLostArb	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.UART_ARBLOST interrupt source. SCB.INTR_TX.UART_ARBLOST trigger condition: UART lost arbitration, the value driven on the TX line is not the same as the value observed on the RX line. This event is useful when the transmitter and the receiver share a TX/RX line. Only applicable for UART SmartCard mode.
UartIntrTxUartNack	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.UART_NACK interrupt source.  SCB.INTR_TX.UART_NACK trigger condition: UART transmitter received a negative acknowledgement.  Only applicable for UART SmartCard mode.
UartIntrTxUnderflow	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO.
UartIrdaLowPower	false	When the SCB mode is UART, this parameter enables the low power receiver option. Only applicable for UART IrDA mode.
UartIrdaPolarity	Non-Inverting	When the SCB mode is UART, this parameter inverts the incoming RX line signal. Only applicable for UART IrDA mode.
UartMedianFilterEnable	false	When the SCB mode is UART, this parameter applies a digital 3 tap median filter to the UART input line.
UartMpEnable	false	When the SCB mode is UART, this parameter enables the UART multi-processor mode. Only applicable for UART Standard mode.
UartMpRxAcceptAddress	false	When the SCB mode is UART, this parameter define whether to put the matched UART address into RX FIFO. Only applicable for UART multiprocessor mode.



Parameter Name	Value	Description Description
UartMpRxAddress	value 2	When the SCB mode is UART,
Oartivipi (x/Address		this parameter defines the
		UART address.
		Only applicable for UART multi-
		processor mode.
UartMpRxAddressMask	255	When the SCB mode is UART,
		this parameter defines the
		address mask in multi-
		processor operation mode.
		Bit value 0 – excludes bit from address comparison.
		Bit value 1 – the bit needs to
		match with the corresponding
		bit of the UART address.
		Only applicable for UART multi-
		processor mode.
UartNumberOfDataBits	8 bits	When the SCB mode is UART,
		this parameter defines the
		number of data bits inside the
LlawthiumahawOfCtamDita	1 bit	UART byte/word. When the SCB mode is UART,
UartNumberOfStopBits	I DIL	this parameter defines the
		number of Stop bits.
UartOvsFactor	12	When the SCB mode is UART,
		this parameter defines the
		oversampling factor of
		SCBCLK.
UartParityType	None	When the SCB mode is UART,
		this parameter applies UART
		parity check as Odd or Even or
Haut Dia Cualita	false	discards the parity entirely.
UartRtsEnable	false	When the SCB mode is UART, this parameter enables the rts
		output.
		output.
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
UartRtsPolarity	Active Low	When the SCB mode is UART,
		this parameter specifies active
		polarity of the output rts signal.
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
UartRtsTriggerLevel	4	When the SCB mode is UART,
		this parameter specifies the
		number of entries in the RX
		FIFO to activate the rts output
		signal. When the receiver FIFO has fewer entries than the
		UartRtsTriggerLevel, an rts
		output signal is activated.
		sarpar orginal to don't area.
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
UartRxBreakWidth	11	This parameter specifies the
		break width in bits.



Parameter Name	Value	Description
UartRxBufferSize	8	When the SCB mode is UART, this parameter defines the size of the RX buffer.
UartRxOutputEnable	false	When the SCB mode is UART, this parameter enables the RX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller.
UartRxTriggerLevel	7	When the SCB mode is UART, this parameter defines the number of entries in the RX FIFO to trigger control the SCB.INTR_RX.TRIGGER interrupt event or RX DMA trigger output.
UartSmCardRetryOnNack	false	When the SCB mode is UART, this parameter defines whether to send a message again when a NACK response is received. Only applicable for UART SmartCard mode.
UartSubMode	Standard	When the SCB mode is UART, this parameter defines the sub mode of UART as: Standard, SmartCard or IrDA.
UartTxBufferSize	8	When the SCB mode is UART, this parameter defines the size of the TX buffer.
UartTxOutputEnable	false	When the SCB mode is UART, this parameter enables the TX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller.
UartTxTriggerLevel	0	When the SCB mode is UART, this parameter defines the number of entries in the TX FIFO to control the SCB.INTRTX.TRIGGER interrupt event or TX DMA trigger output.
UartWakeEnable  User Comments	false	When the SCB mode is UART, this parameter enables the wakeup from Deep Sleep on start bit event. The actual wakeup source is RX GPIO. The skip start UART feature allows it to continue receiving bytes.  Instance-specific comments.
- *		

### 8.3.2 Instance EZI2C\_1

**Description: Serial Communication Block (SCB)** 



Instance type: SCB\_P4 [v4.0]
Datasheet: online component datasheet for SCB\_P4

Table 16. Component Parameters for EZI2C\_1

Parameter Name	Value	Description
Ezl2cByteModeEnable	false	When the SCB mode is EZI2C, this parameter specifies the number of bits per FIFO data element.  The byte mode – false: a 16-bit FIFO data element. The FIFO depth is 8 entries.  The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 16 entries.  Applicable only for devices other than PSoC 4000/PSoC
Ezl2cClockFromTerm	false	4100/PSoC 4200.  When the SCB mode is EZI2C, this parameter provides a clock terminal to connect a clock outside the component.
Ezl2cClockStretching	true	When the SCB mode is EZI2C, this parameter specifies whether the SCL is stretched while in EZI2C operation.
Ezl2cDataRate	100	When the SCB mode is EZI2C, this parameter defines EZI2C Data rate in kbps. The standard data rates are: 100, 400 and 1000 kbps.
Ezl2cNumberOfAddresses	1	When the SCB mode is EZI2C, this parameter defines the number of I2C slave addresses that device respond to.
Ezl2cPrimarySlaveAddress	8	When the SCB mode is EZI2C, this parameter specifies EZI2C primary 7-bits slave address (MSB ignored).
Ezl2cSecondarySlaveAddress	9	When the SCB mode is EZI2C, this parameter specifies EZI2C secondary 7-bits slave address (MSB ignored). Only applicable when EZI2C clock stretching option is set.
Ezl2cSubAddressSize	8	When the SCB mode is EZI2C, this parameter specifies the maximum size of the slave buffer that is exposed to the master: 8bits – maximum buffer size is 256 bytes, 16 bits – maximum buffer size is 65535 bytes.
Ezl2cWakeEnable	false	When the SCB mode is EZI2C, this parameter enables wakeup from Deep Sleep on I2C address match event.



Parameter Name	Value	Description
I2C Bus Voltage	3.3	When the SCB mode is I2C, this parameter specifies the voltage applied to the pull-up resistors on the I2C bus.
		Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
I2C Bus Voltage	3.3	When the SCB mode is EZI2C, this parameter specifies the voltage applied to the pull-up resistors on the I2C bus.  Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
I2cAcceptAddress	false	When the SCB mode is I2C, this parameter specifies whether to accept the match slave address in RX FIFO or not. All slave matched addresses are ACKed. The user has to register the callback function to handle accepted addresses. This feature has to be used when more than one address support is required.
I2cAcceptGeneralCall	false	When the SCB mode is I2C, this parameter specifies whether to accept the general call address.  The general call address is ACKed when accepted and NAKed otherwise. The user has to register the callback function to handle the general call address.
I2cByteModeEnable	false	When the SCB mode is I2C, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16-bit FIFO data element. The FIFO depth is 8 entries.  The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 16 entries.  Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
I2cClockFromTerm	false	When the SCB mode is I2C, this parameter provides a clock terminal to connect a clock outside the component.
I2cDataRate	100	When the SCB mode is I2C, this parameter specifies the data rate in kbps. The standard data rates are: 100, 400 and 1000 kbps.



Parameter Name	Value	Description
I2cExternIntrHandler	false	When the SCB mode is I2C, this parameter specifies whether the I2C interrupt handler is configured in SCB_I2CInit(). This parameter is intended to be used by the PM/SM bus component. The modification parameter default value causes I2C mode failures.
I2cManualOversampleControl	true	When the SCB mode is I2C, this parameter specifies the method of calculating the oversampling as manual or automatic.
I2cMode	Slave	When the SCB mode is I2C, this parameter defines the I2C operation mode as: Slave, Master, Multi-Master or Multi-Master-Slave.
I2cOvsFactor	16	When the SCB mode is I2C, this parameter defines the oversampling factor of SCBCLK.
I2cOvsFactorHigh	8	When the SCB mode is I2C, this parameter defines the high oversampling factor of SCBCLK. Only applicable for I2C Master modes.
I2cOvsFactorLow	8	When the SCB mode is I2C, this parameter defines the low oversampling factor of SCBCLK. Only applicable for I2C Master modes.
I2cSlaveAddress	8	When the SCB mode is I2C, this parameter specifies the I2C 7-bits slave address (MSB ignored).
I2cSlaveAddressMask	254	When the SCB mode is I2C, this parameter specifies the I2C Slave address mask.  Bit value 0 – excludes bit from address comparison.  Bit value 1 – the bit needs to match with the corresponding bit of the I2C slave address.
I2cWakeEnable	false	When the SCB mode is I2C, this parameter enables wakeup from Deep Sleep on an I2C address match event.
ScbMisoSdaTxEnable	true	This parameter defines the availability of the spi_miso_i2csda_uart_tx pin.
ScbMode	EZI2C	This parameter defines the mode of operation for the SCB component.
ScbMosiSclRxEnable	true	This parameter defines the availability of the spi_mosi_i2cscl_uart_rx pin.



Parameter Name	Value	Description
ScbRxWakeIrqEnable	false	This parameter defines the
'		availability of the spi mosi i2c -
		scl_uart_rx_wake pin.
ScbSclkEnable	false	This parameter defines the
		availability of the sclk pin.
ScbSs0Enable	false	This parameter defines the
		availability of the ss0 pin.
ScbSs1Enable	false	This parameter defines the
		availability of the ss1 pin.
ScbSs2Enable	false	This parameter defines the
		availability of the ss2 pin.
ScbSs3Enable	false	This parameter defines the
		availability of the ss3 pin.
Show EZI2C Terminals	false	When the SCB mode is EZI2C,
		this parameter removes internal
		pins and expose signals to
		terminals. The exposed
		terminals must be connected to
		the pins.
Show I2C Terminals	false	When the SCB mode is I2C, this
		parameter removes internal pins
		and expose signals to terminals.
		The exposed terminals must be
		connected to the pins.
Show SPI Terminals	false	When the SCB mode is SPI,
		this parameter removes internal
		pins and expose signals to
		terminals. The exposed terminals must be connected to
		the pins or SmartIO component.
Show UART Terminals	false	When the SCB mode is UART,
Show OART Terminals	laise	this parameter removes internal
		pins and expose signals to
		terminals. The exposed
		terminals must be connected to
		the pins or SmartIO component.
Slew Rate	Fast	When the SCB mode is EZI2C,
		this parameter specifies the
		slew rate settings of the I2C
		pins.
		For devices supporting GPIO
		Over-Voltage Tolerance
		(GPIO_OVT) pins, I2C FM+
		options should be used when
		I2C data rate is greater than
		400 kbps. This option also
		requires the I2C bus voltage to
		be defined.Refer to the Device Datasheet to determine which
	1	pins are GPIO_OVT capable.



Parameter Name	Value	Description
Slew Rate	Fast	When the SCB mode is I2C, this
Olew Itale	1 431	parameter specifies the slew
		rate settings of the I2C pins.
		For devices supporting GPIO
		Over-Voltage Tolerance
		(GPIO_OVT) pins, I2C FM+
		options should be used when
		I2C data rate is greater than
		400 kbps. This option also
		requires the I2C bus voltage to
		be defined. Refer to the Device
		Datasheet to determine which
CmiDitData	1000	pins are GPIO_OVT capable.
SpiBitRate	1000	When the SCB mode is SPI,
		this parameter specifies the Bit
		rate in kbps (up to 8000 kbps);
		the actual rate may differ based
		on available clock frequency
		and component settings. This
		parameter has no effect if the
		Clock from terminal parameter
		is enabled.
SpiBitsOrder	MSB First	When the SCB mode is SPI,
		this parameter defines the bit
		order as: MSB first or LSB first.
SpiByteModeEnable	false	When the SCB mode is SPI,
		this parameter specifies the
		number of bits per FIFO data
		element.
		The byte mode – false: a 16-bit
		FIFO data element. The FIFO
		depth is 8 entries.
		The byte mode – true: an 8-bit
		FIFO data element. The FIFO
		depth is 16 entries.
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
SpiClockFromTerm	false	When the SCB mode is SPI,
		this parameter provides a clock
		terminal to connect a clock
		outside the component.
SpiFreeRunningSclk	false	When the SCB mode is SPI,
_		this parameter specifies the
		SCLK generation by the master
		as: gated or free running
		(continuous).
		·
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.



Parameter Name	Value	Description
SpilnterruptMode	None	When the SCB mode is SPI, this parameter specifies the interrupt mode. None: Removes all interrupt support. Internal: Leaves the interrupt SCBIRQ inside the component - the interrupt terminal becomes invisible. External: Provides an interrupt terminal to connect an interrupt outside the component.
SpilntrMasterSpiDone	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_M. SPI_DONE interrupt source.  SCB.INTR_M. SPI_DONE: all data are sent into TX FIFO and the TX FIFO and the shifter register are emptied.  Only applicable for SPI Master mode.
SpilntrRxFull	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.FULL interrupt source.  SCB.INTR_RX.FULL trigger condition: RX FIFO is full.
SpiIntrRxNotEmpty	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.
SpilntrRxOverflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.
SpilntrRxTrigger	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.TRIGGER interrupt source.  SCB.INTR_RX.TRIGGER trigger condition: remains active until RX FIFO has more entries than the value specified by SpiRxTriggerLevel.
SpilntrRxUnderflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.UNDERFLOW interrupt source. SCB.INTR_RX.UNDERFLOW trigger condition: attempt to read from an empty RX FIFO.



Parameter Name	Value	Description
SpiIntrSlaveBusError	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_SLAVE.BUSERROR interrupt source. SCB.INTR_SLAVE.BUSERROR trigger condition: slave select line is deselected at an unexpected time in the SPI transfer.  Only applicable for SPI Slave mode.
SpiIntrTxEmpty	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.EMPTY interrupt source.  SCB.INTR_TX.EMPTY trigger condition: TX FIFO is empty.
SpiIntrTxNotFull	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.NOT_FULL interrupt source.  SCB.INTR_TX.NOT_FULL trigger condition: TX FIFO is not full. There is at least one entry to put data.
SpiIntrTxOverflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.OVERFLOW trigger condition: attempt to write to a full TX FIFO.
SpiIntrTxTrigger	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source.  SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by SpiTxTriggerLevel.
SpiIntrTxUnderflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO.
SpiLateMisoSampleEnable	false	When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master.
SpiMedianFilterEnable	false	When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line.



Parameter Name	Value	Description
SpiMode	Slave	When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master.
SpiNumberOfRxDataBits	8	When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction.
SpiNumberOfSelectLines	1	When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one slave select line. The SPI Master has up to 4 lines.
SpiNumberOfTxDataBits	8	When the SCB mode is SPI, this parameter define the number of data bits inside the SPI byte/word for TX direction.
SpiOvsFactor	16	When the SCB mode is SPI, this parameter defines the oversampling factor of SCBCLK.
SpiRemoveMiso	false	When the SCB mode is SPI, this parameter removes the MISO pin.
SpiRemoveMosi	false	When the SCB mode is SPI, this parameter removes the MOSI pin.
SpiRemoveSclk	false	When the SCB mode is SPI, this parameter removes the SCLK pin.
SpiRxBufferSize	8	When the SCB mode is SPI, this parameter defines the size of the RX buffer.
SpiRxOutputEnable	false	When the SCB mode is SPI, this parameter enables the RX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller.
SpiRxTriggerLevel	7	When the SCB mode is SPI, this parameter defines the number of entries in the RX FIFO to control the SCB.INTRRX.TRIGGER interrupt event or RX DMA trigger output.
SpiSclkMode	CPHA = 0, CPOL = 0	When the SCB mode is SPI, this parameter defines the serial clock phase (CPHA) and polarity (CPOL).
SpiSs0Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active polarity of slave select 0.  Applicable only for devices other than PSoC 4000/PSoC
		4100/PSoC 4200.



40

Parameter Name	Value	Description
SpiSs1Polarity	Active Low	When the SCB mode is SPI,
, ,		this parameter specifies active
		polarity of slave select 1.
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
SpiSs2Polarity	Active Low	When the SCB mode is SPI,
		this parameter specifies active polarity of slave select 2.
		polarity of slave select 2.
		Applicable only for devices
		other than PSoC 4000/PSoC
0.10.00   11		4100/PSoC 4200.
SpiSs3Polarity	Active Low	When the SCB mode is SPI,
		this parameter specifies active polarity of slave select 3.
		polarity of slave select c.
		Applicable only for devices
		other than PSoC 4000/PSoC
0 :0 114 1		4100/PSoC 4200.
SpiSubMode	Motorola	When the SCB mode is SPI, this parameter defines the sub
		mode of the SPI as: Motorola,
		TI(Start Coincides), TI(Start
		Precedes), or National
		Semiconductor.
SpiTransferSeparation	Continuous	When the SCB mode is SPI,
		this parameter defines the type of SPI transfers separation as:
		continuous or separated.
SpiTxBufferSize	8	When the SCB mode is SPI,
'		this parameter defines the size
		of the TX buffer.
SpiTxOutputEnable	false	When the SCB mode is SPI,
		this parameter enables the TX
		trigger output terminal of the component. This terminal must
		be connected to the DMA input
		trigger or left unconnected. Only
		applicable for devices which
		have a DMA controller.
SpiTxTriggerLevel	0	When the SCB mode is SPI,
		this parameter defines the number of entries in the TX
		FIFO to control the SCB.INTR -
		TX.TRIGGER interrupt event or
		TX DMA trigger output.
SpiWakeEnable	false	When the SCB mode is SPI,
		this parameter enables wakeup
		from Deep Sleep on slave
		select event.



Parameter Name	Value	Description
UartByteModeEnable	false	When the SCB mode is UART,
		this parameter specifies the
		number of bits per FIFO data element.
		The byte mode – false: a 16-bit
		FIFO data element. The FIFO depth is 8 entries.
		The byte mode – true: an 8-bit
		FIFO data element. The FIFO depth is 16 entries.
		Applicable only for devices
		other than PSoC 4000/PSoC 4100/PSoC 4200.
UartClockFromTerm	false	When the SCB mode is UART,
		this parameter provides a clock
		terminal to connect a clock outside the component.
UartCtsEnable	false	When the SCB mode is UART,
		this parameter enables the cts input.
		Only applicable for devices
		other than PSoC 4000/PSoC 4100/PSoC 4200.
UartCtsPolarity	Active Low	When the SCB mode is UART,
		this parameter specifies active polarity of an input cts signal.
		Only applicable for devices
		other than PSoC 4000/PSoC 4100/PSoC 4200.
UartDataRate	115200	When the SCB mode is UART,
	110200	this parameter specifies the
		Baud rate in bps (up to 1000
		kbps); the actual rate may differ based on available clock
		frequency and component
		settings. This parameter has no
		effect if the Clock from terminal parameter is enabled.
UartDirection	TX + RX	When the SCB mode is UART,
		this parameter enables RX or
		TX direction or both
UartDropOnFrameErr	false	simultaneously.  When the SCB mode is UART,
Оапыюропгашест	เลเรษ	this parameter defines whether
		the data is dropped from RX
HartDraw On Davit 5	£.1	FIFO on a frame error event.
UartDropOnParityErr	false	When the SCB mode is UART, this parameter determines
		whether the data is dropped
		from RX FIFO on a parity error
		event.



42

Value   Description
this parameter specifies the interrupt mode. None: Removes all interrupt support. Internal: Leaves the interrupt SCBIRQ inside the component - the interrupt terminal becomes invisible. External: Provides an interrupt terminal to connect an interrupt connect an interrupt outside component.  UartIntrRxBreakDetected false This parameter enables the RX break detection interrupt source to trigger the interrupt output.  UartIntrRxFrameErr false When the SCB mode is UART, this parameter enables the RSCB.INTR_RX.FRAMEERROR interrupt source. SCB.INTR_RX.FRAMEERROR trigger condition: frame error in received data frame.  UartIntrRxFull false When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL trigger condition: RX FIFO is full.  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow false When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr false When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.
interrupt mode. None: Removes all interrupt support. Internal: Leaves the interrupt SCBIRQ inside the component - the interrupt terminal becomes invisible. External: Provides an interrupt terminal becomes invisible. External: Provides an interrupt terminal to connect an interrupt outside component.  UartIntrRxBreakDetected false This parameter enables the RX break detection interrupt source to trigger the interrupt output.  UartIntrRxFrameErr false When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FRAME_ERROR interrupt source.  SCB.INTR_RX.FRAME_ERROR trigger condition: frame error in received data frame.  UartIntrRxFull false When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL interrupt source.  SCB.INTR_RX.FULL trigger condition: RX FIFO is full.  UartIntrRxNotEmpty false When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source.  SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow false When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source.  SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr false When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source.
all interrupt support. Internal: Leaves the interrupt SCBIRQ inside the component - the interrupt terminal becomes invisible. External: Provides an interrupt terminal to connect an interrupt terminal to connect an interrupt outside component.  UartIntrRxBreakDetected  false  This parameter enables the RX break detection interrupt source to trigger the interrupt output.  UartIntrRxFrameErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FRAMEERROR interrupt source. SCB.INTR_RX.FRAMEERROR trigger condition: frame error in received data frame.  UartIntrRxFull  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL rigger condition: RX FIFO is full.  UartIntrRxNotEmpty  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW interrupt source.
Leaves the interrupt SCBIRQ inside the component - the interrupt terminal becomes invisible. External: Provides an interrupt terminal to connect an interrupt outside component.  UartIntrRxBreakDetected false This parameter enables the RX break detection interrupt source to trigger the interrupt output.  UartIntrRxFrameErr false When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FRAMEERROR interrupt source. SCB.INTR_RX.FRAMEERROR trigger condition: frame error in received data frame.  UartIntrRxFull false When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL interrupt source.  SCB.INTR_RX.FULL interrupt source.  SCB.INTR_RX.FULL interrupt source.  SCB.INTR_RX.FX.FX.FX.FX.FX.FX.FX.FX.FX.FX.FX.FX.FX
inside the component - the interrupt terminal becomes invisible. External: Provides an interrupt terminal to connect an interrupt outside component.  UartIntrRxBreakDetected false This parameter enables the RX break detection interrupt source to trigger the interrupt output.  UartIntrRxFrameErr false When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FRAMEERROR interrupt source. SCB.INTR_RX.FRAMEERROR interrupt source. SCB.INTR_RX.FRAMEERROR interrupt source.  UartIntrRxFull false When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL interrupt source.  SCB.INTR_RX.FULL interrupt source.  SCB.INTR_RX.FULL interrupt source.  SCB.INTR_RX.FULL interrupt source.  SCB.INTR_RX.FIFO is full.  UartIntrRxNotEmpty false When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source.  SCB.INTR_RX.NOT_EMPTY trigger condition: XF.FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow false When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source.  SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX_FIFO.  UartIntrRxParityErr false When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source.  SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX_FIFO.
interrupt terminal becomes invisible. External: Provides an interrupt terminal to connect an interrupt eutside component.  UartIntrRxBreakDetected  false  false  This parameter enables the RX break detection interrupt source to trigger the interrupt output.  UartIntrRxFrameErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FRAMEERROR interrupt source.  SCB.INTR_RX.FRAMEERROR trigger condition: frame error in received data frame.  UartIntrRxFull  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL interrupt source.  SCB.INTR_RX.FULL interrupt source.  SCB.INTR_RX.FULL trigger condition: RX FIFO is full.  UartIntrRxNotEmpty  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source.  SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source.  SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.
invisible. External: Provides an interrupt terminal to connect an interrupt terminal to connect an interrupt outside component.  UartIntrRxBreakDetected  false  false  This parameter enables the RX break detection interrupt source to trigger the interrupt output.  UartIntrRxFrameErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FRAMEERROR interrupt source. SCB.INTR_RX.FRAMEERROR trigger condition: frame error in received data frame.  UartIntrRxFull  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL trigger condition: RX FIFO is full.  UartIntrRxNotEmpty  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITYERROR interrupt source.
UartIntrRxPrameErr  UartIntrRxFrameErr  false  false  This parameter enables the RX break detection interrupt output.  UartIntrRxFrameErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FRAMEERROR interrupt source.  SCB.INTR_RX.FRAMEERROR trigger condition: frame error in received data frame.  UartIntrRxFull  false  UartIntrRxNotEmpty  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL interrupt source.  SCB.INTR_RX.FULL interrupt source.  SCB.INTR_RX.FULL trigger condition: RX FIFO is full.  UartIntrRxNotEmpty  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source.  SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source.  SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.
UartIntrRxBreakDetected  false  false  This parameter enables the RX break detection interrupt source to trigger the interrupt output.  UartIntrRxFrameErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FRAME ERROR interrupt source. SCB.INTR_RX.FRAME ERROR trigger condition: frame error in received data frame.  UartIntrRxFull  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL trigger condition: RX FIFO is full.  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL trigger condition: RX FIFO is full.  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source.  SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source.  SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source.  SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  ERROR interrupt source.  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source.  SCB.INTR_RX.PARITY ERROR interrupt source.
UartIntrRxBreakDetected  false  This parameter enables the RX break detection interrupt source to trigger the interrupt source to trigger the interrupt output.  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FRAMEERROR interrupt source. SCB.INTR_RX.FRAMEERROR trigger condition: frame error in received data frame.  UartIntrRxFull  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL trigger condition: RX FIFO is full.  UartIntrRxNotEmpty  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITYERROR interrupt source.
break detection interrupt source to trigger the interrupt output.  UartIntrRxFrameErr  false  Men the SCB mode is UART, this parameter enables the SCB.INTR_RX.FRAMEERROR interrupt source. SCB.INTR_RX.FRAMEERROR trigger condition: frame error in received data frame.  UartIntrRxFull  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL trigger condition: RX FIFO is full.  UartIntrRxNotEmpty  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITYERROR interrupt source.
UartIntrRxFrameErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FRAME ERROR interrupt source. SCB.INTR_RX.FRAME ERROR trigger condition: frame error in received data frame.  UartIntrRxFull  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL trigger condition: RX FIFO is full.  UartIntrRxNotEmpty  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW interrupt source.  SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITY ERROR interrupt source.
UartIntrRxFrameErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FRAME ERROR interrupt source. SCB.INTR_RX.FRAME ERROR trigger condition: frame error in received data frame.  UartIntrRxFull  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL trigger condition: RX FIFO is full.  UartIntrRxNotEmpty  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITY ERROR interrupt source.
this parameter enables the SCB.INTR_RX.FRAME ERROR interrupt source. SCB.INTR_RX.FRAME ERROR trigger condition: frame error in received data frame.  UartIntrRxFull false When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL trigger condition: RX FIFO is full.  UartIntrRxNotEmpty false When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow false When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr false When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITYERROR interrupt source.
SCB.INTR_RX.FRAME ERROR interrupt source. SCB.INTR_RX.FRAME ERROR trigger condition: frame error in received data frame.  UartIntrRxFull  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL trigger condition: RX FIFO is full.  UartIntrRxNotEmpty  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITY ERROR interrupt source.
ERROR interrupt source. SCB.INTR_RX.FRAME ERROR trigger condition: frame error in received data frame.  UartIntrRxFull  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL trigger condition: RX FIFO is full.  UartIntrRxNotEmpty  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITY ERROR interrupt source.
SCB.INTR_RX.FRAME ERROR trigger condition: frame error in received data frame.  UartIntrRxFull  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL interrupt source.  SCB.INTR_RX.FULL trigger condition: RX FIFO is full.  UartIntrRxNotEmpty  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source.  SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source.  SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITY ERROR interrupt source.
ERROR trigger condition: frame error in received data frame.  UartIntrRxFull  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL interrupt source.  SCB.INTR_RX.FULL trigger condition: RX FIFO is full.  UartIntrRxNotEmpty  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source.  SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source.  SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITYERROR interrupt source.
UartIntrRxFull  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL interrupt source.  SCB.INTR_RX.FULL trigger condition: RX FIFO is full.  UartIntrRxNotEmpty  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source.  SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source.  SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITYERROR interrupt source.
DartIntrRxFull   False   When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL interrupt source.   SCB.INTR_RX.FULL trigger condition: RX FIFO is full.
this parameter enables the SCB.INTR_RX.FULL interrupt source.  SCB.INTR_RX.FULL trigger condition: RX FIFO is full.  UartIntrRxNotEmpty  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source.  SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source.  SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to SCB.INTR_RX.PARITY ERROR interrupt source.
SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL trigger condition: RX FIFO is full.  UartIntrRxNotEmpty  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITYERROR interrupt source.
Source. SCB.INTR_RX.FULL trigger condition: RX FIFO is full.  UartIntrRxNotEmpty  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITYERROR interrupt source.
SCB.INTR_RX.FULL trigger condition: RX FIFO is full.  UartIntrRxNotEmpty  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITY ERROR interrupt source.
Condition: RX FIFO is full.  UartIntrRxNotEmpty  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source.  SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source.  SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITY ERROR interrupt source.
UartIntrRxNotEmpty  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source.  SCB.INTR_RX.PARITY ERROR interrupt source.
this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITYERROR interrupt source.
SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITY ERROR interrupt source.
interrupt source.  SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITY ERROR interrupt source.
SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source.  SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITY ERROR interrupt source.
trigger condition: RX FIFO is not empty. There is at least one entry to get data from.  UartIntrRxOverflow  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source.  SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITY ERROR interrupt source.
empty. There is at least one entry to get data from.  UartIntrRxOverflow  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source.  SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITY ERROR interrupt source.
entry to get data from.  UartIntrRxOverflow  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source.  SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITY ERROR interrupt source.
UartIntrRxOverflow       false       When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source.         SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.         UartIntrRxParityErr       false       When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITY ERROR interrupt source.
this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr false When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITY ERROR interrupt source.
SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITY ERROR interrupt source.
interrupt source.  SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr  false  When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITY ERROR interrupt source.
SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr false When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITY ERROR interrupt source.
trigger condition: attempt to write to a full RX FIFO.  UartIntrRxParityErr false When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITY ERROR interrupt source.
Write to a full RX FIFO.  UartIntrRxParityErr false When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITY ERROR interrupt source.
UartIntrRxParityErr false When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITY ERROR interrupt source.
this parameter enables the SCB.INTR_RX.PARITY ERROR interrupt source.
SCB.INTR_RX.PARITY ERROR interrupt source.
ERROR interrupt source.
SCB.INTR_RX.PARITY
ERROR trigger condition: parity
error in received data frame.
UartIntrRxTrigger false When the SCB mode is UART,
this parameter enables the
SCB.INTR_RX.TRIGGER
interrupt source.
SCB.INTR_RX.TRIGGER
trigger condition: remains active
until RX FIFO has more entries
than the value appointed by
than the value specified by UartRxTriggerLevel.



Parameter Name	Value	Description
UartIntrRxUnderflow	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_RX.UNDERFLOW
		interrupt source.
		SCB.INTR_RX.UNDERFLOW
		trigger condition: attempt to read from an empty RX FIFO.
UartIntrTxEmpty	false	When the SCB mode is UART,
Carana rxempty	laide	this parameter enables the
		SCB.INTR_TX.EMPTY interrupt
		source.
		SCB.INTR_TX.EMPTY trigger
LL ALA TANATAN	f.1.	condition: TX FIFO is empty.
UartIntrTxNotFull	false	When the SCB mode is UART,
		this parameter enables the SCB.INTR TX.NOT FULL
		interrupt source.
		SCB.INTR_TX.NOT_FULL
		trigger condition: TX FIFO is not
		full. There is at least one entry
Hartlet T. O. of the	6.1.	to put data.
UartIntrTxOverflow	false	When the SCB mode is UART, this parameter enables the
		SCB.INTR TX.OVERFLOW
		interrupt source.
		SCB.INTR_TX.OVERFLOW
		trigger condition: attempt to
		write to a full TX FIFO.
UartIntrTxTrigger	false	When the SCB mode is UART,
		this parameter enables the SCB.INTR TX.TRIGGER
		interrupt source.
		SCB.INTR_TX.TRIGGER
		trigger condition: remains active
		until TX FIFO has fewer entries
		than the value specified by
UartIntrTxUartDone	false	UartTxTriggerLevel. When the SCB mode is UART,
Oartilli (XOartDone	laise	this parameter enables the
		SCB.INTR_TX.UART_DONE
		interrupt source.
		SCB.INTR_TX.UART_DONE
		trigger condition: all data are
		sent in to TX FIFO and the transmit FIFO and the shifter
		register are emptied.
UartIntrTxUartLostArb	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_TX.UART_ARB
		LOST interrupt source.
		SCB.INTR_TX.UART_ARB
		LOST trigger condition: UART lost arbitration, the value driven
		on the TX line is not the same
		as the value observed on the
		RX line. This event is useful
		when the transmitter and the
		receiver share a TX/RX line.
		Only applicable for UART SmartCard mode.
	00/04/0040 04:04	omanoard mode.

BLEModule Datasheet 03/31/2018 21:01 43



Parameter Name	Value	Description
UartIntrTxUartNack	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_TX.UART_NACK
		interrupt source.
		SCB.INTR_TX.UART_NACK
		trigger condition: UART
		transmitter received a negative acknowledgement.
		Only applicable for UART
		SmartCard mode.
UartIntrTxUnderflow	false	When the SCB mode is UART.
		this parameter enables the
		SCB.INTR_TX.UNDERFLOW
		interrupt source.
		SCB.INTR_TX.UNDERFLOW
		trigger condition: attempt to
UartIrdaLowPower	foloo	read from an empty TX FIFO.  When the SCB mode is UART.
UartifdaLowPower	false	this parameter enables the low
		power receiver option.
		Only applicable for UART IrDA
		mode.
UartIrdaPolarity	Non-Inverting	When the SCB mode is UART,
		this parameter inverts the
		incoming RX line signal.
		Only applicable for UART IrDA
		mode.
UartMedianFilterEnable	false	When the SCB mode is UART,
		this parameter applies a digital 3 tap median filter to the UART
		input line.
UartMpEnable	false	When the SCB mode is UART,
Garaviperiable	laloo	this parameter enables the
		UART multi-processor mode.
		Only applicable for UART
		Standard mode.
UartMpRxAcceptAddress	false	When the SCB mode is UART,
		this parameter define whether to
		put the matched UART address
		into RX FIFO. Only applicable for UART multi-
		processor mode.
UartMpRxAddress	2	When the SCB mode is UART,
Salampi da laareee	_	this parameter defines the
		UART address.
		Only applicable for UART multi-
		processor mode.
UartMpRxAddressMask	255	When the SCB mode is UART,
		this parameter defines the
		address mask in multi-
		processor operation mode.  Bit value 0 – excludes bit from
		address comparison.
		Bit value 1 – the bit needs to
		match with the corresponding
		bit of the UART address.
		Only applicable for UART multi-
		processor mode.



Parameter Name	Value	Description
UartNumberOfDataBits	8 bits	When the SCB mode is UART, this parameter defines the number of data bits inside the UART byte/word.
UartNumberOfStopBits	1 bit	When the SCB mode is UART, this parameter defines the number of Stop bits.
UartOvsFactor	12	When the SCB mode is UART, this parameter defines the oversampling factor of SCBCLK.
UartParityType	None	When the SCB mode is UART, this parameter applies UART parity check as Odd or Even or discards the parity entirely.
UartRtsEnable	false	When the SCB mode is UART, this parameter enables the rts output.  Applicable only for devices other than PSoC 4000/PSoC
UartRtsPolarity	Active Low	4100/PSoC 4200.  When the SCB mode is UART, this parameter specifies active polarity of the output rts signal.  Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
UartRtsTriggerLevel	4	When the SCB mode is UART, this parameter specifies the number of entries in the RX FIFO to activate the rts output signal. When the receiver FIFO has fewer entries than the UartRtsTriggerLevel, an rts output signal is activated.  Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
UartRxBreakWidth	11	This parameter specifies the break width in bits.
UartRxBufferSize	8	When the SCB mode is UART, this parameter defines the size of the RX buffer.
UartRxOutputEnable	false	When the SCB mode is UART, this parameter enables the RX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller.



Parameter Name	Value	Description
	Value	
UartRxTriggerLevel	/	When the SCB mode is UART,
		this parameter defines the
		number of entries in the RX
		FIFO to trigger control the
		SCB.INTR_RX.TRIGGER
		interrupt event or RX DMA
		trigger output.
UartSmCardRetryOnNack	false	When the SCB mode is UART,
		this parameter defines whether
		to send a message again when
		a NACK response is received.
		Only applicable for UART
		SmartCard mode.
UartSubMode	Standard	When the SCB mode is UART,
		this parameter defines the sub
		mode of UART as: Standard,
		SmartCard or IrDA.
UartTxBufferSize	8	When the SCB mode is UART,
Garrabaneroize		this parameter defines the size
		of the TX buffer.
LlortTvOutputEnoble	false	When the SCB mode is UART,
UartTxOutputEnable	laise	
		this parameter enables the TX
		trigger output terminal of the
		component. This terminal must
		be connected to the DMA input
		trigger or left unconnected. Only
		applicable for devices which
		have a DMA controller.
UartTxTriggerLevel	0	When the SCB mode is UART,
		this parameter defines the
		number of entries in the TX
		FIFO to control the SCB.INTR
		TX.TRIGGER interrupt event or
		TX DMA trigger output.
UartWakeEnable	false	When the SCB mode is UART,
		this parameter enables the
		wakeup from Deep Sleep on
		start bit event. The actual
		wakeup source is RX GPIO.
		The skip start UART feature
		allows it to continue receiving
		bytes.
User Comments		Instance-specific comments.
CCC. COMMISSING		ota.ioo opeoillo ooiiiiiloiito.



## 9 Other Resources

The following documents contain important information on Cypress software APIs that might be relevant to this design:

- Standard Types and Defines chapter in the System Reference Guide
  - Software base types
  - Hardware register types
  - Compiler defines
  - Cypress API return codes
  - Interrupt types and macros
- Registers
  - o The full PSoC 4 register map is covered in the PSoC 4 Registers Technical Reference
  - o Register Access chapter in the System Reference Guide

    - § CY\_GET API routines§ CY\_SET API routines
- System Functions chapter in the **System Reference Guide** 
  - General API routines
  - o CyDelay API routines
  - o CyVd Voltage Detect API routines
- Power Management
  - o Power Supply and Monitoring chapter in the PSoC 4 Technical Reference Manual
  - o Low Power Modes chapter in the PSoC 4 Technical Reference Manual
  - o Power Management chapter in the System Reference Guide
    - § CyPm API routines
- Watchdog Timer chapter in the System Reference Guide
  - CyWdť API routinės