


Regulador de tensão - LDO SOT89-3 Medição de Vin: 5V-18V Vout: 3.3V **V**Bat U25 ME6211C25M5G-N VOUT 2 VSS CE L1 LED-0603_R 120k R0402 C0805 C0805 C0603 22u C0805 R0402 R25 100n C0402 22k R0402 GND — GND GND GND GND GND GND GND


Table 2-11. Chip Boot Mode Control

Boot Mode	GPIO0	GPIO46		
Default Configuration	1 (Pull-up)	0 (Pull-down)		
SPI Boot (default)	1	Any value		
Joint Download Boot ¹	0	0		

- ¹ Joint Download Boot mode supports the following download methods:
 - USB Download Boot:
 - USB-Serial-JTAG Download Boot
 - USB-OTG Download Boot
 - UART Download Boot



Antena




C32 100n

ij GND

C0402

,	0				
GPIO1	0				
GPI02	1				
GPIO3	2	SAR ADC1			
GPIO4	3				
GPI05	4				
GPI06	5				
GPI07	6]			
GPIO8	7]			
GPIO9	8]			
GPIO10	9				
GPIO11	0				
GPI012	1				
GPIO13	2]			
GPIO14	3				
GPIO15	4]			
GPIO16	5	SAR ADC2			
GPIO17	6	1			
GPIO18	7]			
GPIO19	8	1			
GPI020	9				
Internal voltage	n/a				



Leds ESP

TX1 ≥R30 SR27 1k **≥**R31 SS8550_C8542 Q2 SOT-23 GND GND

Leds UART

2.6 Strapping Pins

At each startup or reset, a chip requires some initial configuration parameters, such as in which boot mode to load the chip, voltage of flash memory, etc. These parameters are passed over via the strapping pins. After reset, the strapping pins operate as regular IO pins.

The parameters controlled by the given strapping pins at chip reset are as follows:


- Chip boot mode GPIO0 and GPIO46
- VDD_SPI voltage GPIO45
- ROM messages printing GPIO46
- JTAG signal source GPIO3

GPIO0, GPIO45, and GPIO46 are connected to the chip's internal weak pull-up/pull-down resistors at chip reset. These resistors determine the default bit values of the strapping pins. Also, these resistors determine the bit values if the strapping pins are connected to an external high-impedance circuit.


Table 2-9. Default Configuration of Strapping Pins

Strapping Pin	Default Configuration	Bit Value	
GPIO0	Pull-up	1	
GPIO3	Floating	-	
GPIO45	Pull-down	0	
GPIO46	Pull-down	n	

Clock 40MHz



Schematic	Lleina	a Half Pridga Captrallar			Update Da	te	2024-12-	16	
Schematic	USING	HalfBridgeController		Create Date		2024-12-07			
Page		Microcontroller			Part Numb	Part Number JLCP		-002	
Drawn	EasyEDA								
Reviewed	EasyEDA	BLDC Driver_2025							
		VER	SIZE		PAGE	2	OF	3	
\$	EasyEDA	V0.1	A3		i	Osna	aente		



POWER

3