


Problem - Lab 5: 11/9/2025:

ALU:

The alu to be coded is given by:



we use behavioural modelling to implement this ALU.

i) Shift function:

The shift function takes in A, B as 2 std-logic-vectors of length 4 and returns a single logic vector. Hence the function definition (header is:

→ function Shift(A, B : Std-logic-vector (3 downto 0)) return Std-logic-vector is

we then make a temporary A-extended variable that stretches A to 8 bits, ready to be shifted. The shift amount is first 3 bits of B.

→ variable shift-amount : integer := to_integer(unsigned B(2 downto 0));

we write 2 if conditions: If B(3) = '0' then left shift and if B(3) = '1' we right shift the string. we store outcome in result vector:

→ if B(3) = '0' then
result = Std-logic-vector (shift_left(unsigned(A-extended),
shift-amount))

elsif
B(3) = '1' then
result = Std-logic-vector (shift_right(unsigned(A-extended),
shift-amount))

ii) concatenate: we use inbuilt library functions.

ab-con = A & B;

$Y \leftarrow \text{std_logic_vector}(-\text{signed}(ab\text{-con}))$

convert ab-con to signed value
& take negative for 2^3 complement.

iii) BCD(A+B) value:

we calculate sum by to_integer() function:

$\text{sum} := \text{to_integer}(\text{unsigned}(A)) + \text{to_integer}(\text{unsigned}(B));$

$\text{ones_value} := \text{to_unsigned}(\text{sum mod } 10, 4)$

take ones digit value
4 bit value stored

$\text{tens_value} = \text{to_unsigned}(\text{sum} / 10, 4)$

tens value stored
calculated
4 bit value

$Y \leftarrow \text{std_logic_vector}(\text{tens_value} \& \text{ones_value})$

iv) Multiplication $A * B$:

logic is that we go one by one through bits of B. If bit is 0 we ignore, but if it is 1 we shift A by that bit place index and add to product.

for i in loop 0 to 3 loop

if temp-B(i) = '1' then

$\text{prod} := \text{prod} + \text{shift_left}(\text{temp_A}, i)$

end if

end loop

$Y \leftarrow \text{std_logic_vector}(\text{prod})$

we can finally implement MUX behaviour with a for-elseif block:

if $S = "00"$ then:

-- shift function


if $S == "01"$ then

-- concatenate & 2's complement

if $S == "10"$ then

-- Multiplication wde

Amrion.



```
File Edit View Compile Simulate Add Transcript Tools Layout Bookmarks Window Help
100 ps
Layout Simulate
ColumnLayout Default
Transcript
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct 5 2016
# vmap work rtl_work
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/./modelsim.ini to modelsim.ini
# Modifying modelsim.ini
#
# vcom -93 -work work (C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/lab5/DUT.vhdl)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct 5 2016
# Start time: 13:47:40 on Sep 11,2025
# vcom -reportprogress 300 -93 -work work C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/lab5/DUT.vhdl
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DUT
# -- Compiling architecture DutWrap of DUT
# End time: 13:47:41 on Sep 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work (C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/lab5/ALU.vhd)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct 5 2016
# Start time: 13:47:41 on Sep 11,2025
# vcom -reportprogress 300 -93 -work work C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/lab5/ALU.vhd
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture arch of alu
# End time: 13:47:41 on Sep 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#
# vcom -93 -work work (C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/lab5/Testbench.vhdl)
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct 5 2016
# Start time: 13:47:41 on Sep 11,2025
# vcom -reportprogress 300 -93 -work work C:/Users/shrid/OneDrive/Documents/Desktop/Academics/Digital_lab/lab5/Testbench.vhdl
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# End time: 13:47:41 on Sep 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#
# vsim -t lps -L altera -L lpm -L sgate -L altera_mf -L altera_Insim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc" Testbench
# vsim -t lps -L altera -L lpm -L sgate -L altera_mf -L altera_Insim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc" Testbench
# Start time: 13:47:41 on Sep 11,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behavior)
# Loading work.dut(dutwrap)
# Loading ieee.numeric_std(body)
# Loading work.alu(arch)
#
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: SUCCESS, all tests passed.
# Time: 12152 ns Iteration: 0 Instance: /testbench
VSIM 2>
```

