


elsib rising-edge(clk) then 10 b 6: 25 sep 2025 if set & recet are about a-int = D mot triggered then on rising clork edge end if; Binary down assuter volore D to cp. end prous; ge q-int; assign balues Qbar = not Q; 07 4-10 01-1 Now we may use our Delin from entity to create the Asynchronors dern courter or drawn before. i) RESET is asymptones of part for the start Implement alian of a flip flow, I was I interpret princed proud our The output aunter bits are < Q2 Q, Q0) 100 - Joseph on 100 Jugo 1-16+6 25/00/2025 den o with gray for som some igol-140 of -- stores Offers of sterosts or when inglight and a foring - mensum our obtres e sinch prown (dk, reach, set) braceins is should engrand next (1) = twent fi 'I' => JAI-P Board read 9 24 whater you water ment ((1) = 120) fills 123 コルルク



```
# Loading work.d_flip_flop(struct)
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: SUCCESS, all tests passed.
# Time: 420 ns Iteration: 0 Instance: /testbench
VSIM 2>]
```

