


lab 6: 25 sep 2025

## Binary Asynchronous down counter:



i) on RESET counter start from '111'.

ii) RESET is asynchronous in nature

Implementation of D flip flop:

done through behavioral modelling:

ports:

clk → clock signal

set → set Q as 1

reset → set Q as 0

D → input of D flip flop for data

Q → storage

Q-bar → storage inverted

} in  
std-logic

} out  
std-logic

Logic of D flip flop:

process (clk, reset, set) → whenever one of these signals changes, block is triggered  
begin

if (reset = '1') then

Q-int ≤ '1'

elsif (set = '1') then

Q-int ≤ '1'

} Basic reset & set  
active high functions



else if rising-edge( $ck$ ) then

$Q\_int \leftarrow D$

if set & reset are not triggered then,  
on rising clock edge store  $D$  to  $q$ .

end if;


end process;

$Q \leftarrow Q\_int;$

$Qbar \leftarrow \text{not } Q;$

} assign values

Now we may use our D flip flop entity to create the Asynchronous down counter as drawn before.



The output counter bits are  $\langle Q_2, Q_1, Q_0 \rangle$

3-bit logic

25/09/2025

3-bit logic

Q-bar - storage inverter

input of D flip flop

process (ck, set, reset) - whenever one of these signals changes, that is triggered

if count = '1' then

Q-int ← '1'  
next (set = '1') then  
Q-int ← '1'



