# Project Report: Design Your Own MIPS CPU and OS

### 1. Introduction

One of the course objectives is to design a complete CPU system. This starts with studying ISA, assembly language, ALU, datapath and control, and pipelining in theory. To make this learning effective, a step-by-step design of a complete CPU system was carried out using pen-and-paper, simulation tools, and simulated hardware.

The project involves designing a 32-bit single-cycle CPU with separate instruction and data memory, supported by an assembler, and tested using operating system—like programs. The CPU datapath and control unit were implemented in Verilog, and benchmark programs were used to validate execution.

# 2. ISA Study (Document + Program)

### 2.1 Overview of ISA Design

A 32-bit single-cycle CPU was designed with general-purpose instructions supporting arithmetic, logic, memory access, and control flow. Instruction formats include:

- **R-type**: Register operations (ADD, SUB, AND, OR, XOR, SLL, SRL) implemented in alu32.v and regfile32.v.
- **I-type**: Immediate and memory operations (LW, SW, ADDI) connected via ram.v, verified with dmem.txt.
- J-type: Control instructions (J, JAL, JR) implemented in control.v and datapath.v.

The CPU has 8 general-purpose registers (R0–R7). R0 is fixed at 0; the others are used for arithmetic, logic, memory, and subroutine operations. Input/output operations are handled using dmem.txt, where LW and SW instructions simulate reading and writing data.

# 2.2 Input/Output Operations

Since external displays and keyboards cannot be connected, I/O is simulated via dmem.txt. Load (LW) and store (SW) instructions are used to read and write values, which represent program input and output. Results can be verified from the register file (regfile32.v) and memory content.

### 2.3 Design Requirements

Operands: Register-based with memory access.

- **Instruction Set:** Arithmetic (ADD, SUB), Logical (AND, OR, XOR), Memory (LW, SW), Control (J, JAL, JR).
- **Registers:** 8 general-purpose (R0–R7).
- Memory: Data memory simulated in dmem.txt; instruction memory in rom.v, memfile.txt.
- Files Used: alu32.v, regfile32.v, ram.v, control.v, datapath.v, insttest2.s.

### 2.4 Benchmark Programs

Three types of programs were implemented:

- 1. **Arithmetic & Logic** basic operations to test ALU.
- 2. **Conditional Checking** branch instructions (BEQ) to validate decision making.
- 3. **Loop Programs & Subroutines** insttest2.s modified to test JAL/JR and MIN, MAX, MEAN calculations.

#### 2.5 Evaluation and Discussion

Benchmark programs executed correctly for arithmetic and logic operations. Subroutine calls using JAL/JR worked after modifying datapath.v and control.v to handle link registers and program counter updates. The AVG output remained 0, also sometimes 1 or 10 due to assembler branching issues, later identified and reported to faculty.

# 3. Assembler (Software)

The assembler translates .s assembly programs into machine code for instruction memory.

- Language Used: C++ (finalassembler.cpp)
- **Input Format:** Assembly text file (.s)
- Output Format: Binary (no address.bin, no address.data)

### 3.1 Design & Implementation

The assembler parses assembly instructions, converts them into machine code, and generates output files (no address.bin, no address.data.bin) compatible with Verilog RAM blocks.

```
Files Used: insttest2.s, finalassembler.cpp, outp3.no_address.text.bin, outp3.no_address.data.bin
```

# 3.2 Testing & Validation

Tested using insttest2.s to verify correct translation of JAL/JR and arithmetic instructions. Outputs were loaded into instruction memory (rom.v) for simulation in MIPS SCP.v.

# 4. Operating System Based on MIPS Assembly

### 4.1 Program Design

- Main Function: Calls three subroutines (MAX, MIN, MEAN) using JAL/JR.
- **Subroutines:** Implemented using LI and SW instructions; divide subroutine provided for MEAN.
- Input Data: Ten integers loaded into registers and stored in dmem.txt.

### 4.2 Testing & Validation

- Files Used: insttest2.s
- Execution: Verified subroutine results in register file and memfile.txt, dmem.txt.
- **Observations:** MIN and MAX values computed correctly; MEAN remained 0, sometimes 1 or 10 due to assembler issue.

# 5. Full CPU (Verilog)

### 5.1 Datapath & Control Path Design

- Components: alu32.v, regfile32.v, ram.v, control.v, datapath.v
- Connectivity: Corrected for JAL/JR instructions and proper memory read/write.
- Top-Level: MIPS SCP.v with testbench MIPS SCP tb.v.

# **5.2 Implementation Steps**

- ➤ Write assembly code in insttest2.s with subroutine calls.
- Compile assembler (finalassembler.cpp) → generate no\_address.bin, outp3.no\_address.text.bin.
- ➤ Load binary into instruction memory (rom. v).
- ➤ Simulate in ModelSim (MIPS SCP tb.v) and verify execution.
- ➤ Check register file (regfile32.v) and data memory (dmem.txt) for results.


### **5.3 Challenges & Solutions**


- WSL/Windows Issues: Resolved environment errors to run scripts.
- ModelSim Installation Issues: Reinstalled and configured correctly.
- Compilation Issues: Fixed signal connections in datapath.v and ram.v.
- **Benchmark Output Errors:** MIN/MAX correct; AVG 0/1/10 → traced to assembler branching.

• **Debugging Steps:** Verified machine code, updated control path for JAL/JR, re-tested subroutine execution.


# **5.4 Testing & Validation**


- **Verification:** Register file shows correct return addresses; data memory shows MIN and MAX outputs.
- **Simulation Outputs:** mips\_scp.vcd (For min max mean) and mips\_scp.vcd (jal jr test) verified instruction execution.
- Screenshots: Include data memory and register file content.
- Files Submitted: Verilog codes, assembly programs, simulation results, zipped folder.





Jal Jr Work Testing With memory list





MIN, MAX, and MEAN were tested with memory listings, showing varying average values due to assembler issues.

# 6. Conclusion

The project successfully designed a 32-bit single-cycle CPU, developed an assembler, implemented subroutine programs (MIN, MAX, MEAN), and simulated the full CPU in Verilog. During the project, We faced and resolved challenges related to environment setup, assembler output, and datapath connectivity through systematic debugging. Through this process, We gained hands-on experience in ISA design, assembly programming, Verilog-based CPU implementation, and debugging complex hardware-software interactions. We would like to sincerely thank <a href="Dr. Mohammad Abdul Qayum">Dr. Mohammad Abdul Qayum</a> for his guidance, support, and valuable teaching throughout the course, which greatly helped us complete this project.

# 7. References

- UpgradedMIPS32Assembler GitHub Repository : https://github.com/RoySRC/UpgradedMIPS32Assembler.git
- ModelSim Simulator
- ChatGPT and DeepSeek used for debugging and assisting in code analysis.
- CSE332 Course Materials, North South University

Codes	parameter width = 32;
	reg [width-1:0] Imem [0:depth-1];
<mark>//ram.v</mark>	
`timescale 1ns/1ns	initial begin
	\$display("Loading program from memfile.tx
module ram(	");
input clk,	\$readmemb("memfile.txt", Imem); /,
input we,	binary instructions
input [31:0] adr,	end
input [31:0] din,	W
output [31:0] dout	// Word addressing (ignore lower 2 bits)
);	assign dout = Imem[adr[31:2]];
parameter depth = 128;	endmodule
parameter width = 32;	
	<mark>// file: Datapath.v</mark>
reg [width-1:0] Dmem [0:depth-1];	`include "adder.v"
	`include "alu32.v"
<pre>// word addressing (ignore adr[1:0])</pre>	`include "flopr_param.v"
assign dout = Dmem[adr[31:2]];	`include "mux2.v"
	`include "mux4.v"
initial begin	`include "regfile32.v"
\$display("Loading data memory from	`include "signext.v"
data.txt");	`include "sl2.v"
<pre>\$readmemb("dmem.txt", Dmem);</pre>	
end	`timescale 1ns/1ns
always @(posedge clk) begin	module Datapath(input clk,
if (we)	input reset,
Dmem[adr[31:2]] <= din;	input RegDst,
end	input RegWrite,
	input ALUSrc,
endmodule	input Jump,
	input Jal,
<mark>//rom.v</mark>	input Jr,
`timescale 1ns/1ns	input MemtoReg,
	input PCSrc,
module rom(	input [3:0] ALUControl,
input [31:0] adr,	input [31:0] ReadData,
output [31:0] dout	input [31:0] Instr,
);	output [31:0] PC,
parameter depth = 256;	output ZeroFlag,

```
output [31:0] ALUResult);
                                                      // Write register selection MUX
wire [31:0] PCNext, PCplus4, PCbeforeBranch,
                                                       mux4 #(5) write_reg_mux(
PCBranch;
                                                         .d0(Instr[20:16]), // rt (I-type)
wire [31:0] extendedimm, extendedimmafter,
                                                         .d1(Instr[15:11]), // rd (R-type)
MUXresult, dataone, aluop2;
                                                         .d2(5'b11111), // $ra (for JAL)
wire [4:0] writereg;
                                                         .d3(5'b00000),
                                                                          // unused
wire [31:0] PCNextFinal;
                                                         .s({Jal, RegDst}),
                                                         .y(writereg)
// PC Logic
                                                      );
flopr param
               #(32)
                        PCregister(clk,
                                         reset,
PCNextFinal, PC);
                                                      // Write data selection MUX
adder #(32) pcadd4(PC, 32'd4, PCplus4);
                                                       mux4 #(32) result_mux(
slt2
                     shifteradd2(extendedimm,
                                                         .d0(ALUResult), // ALU result
extendedimmafter);
                                                         .d1(ReadData),
                                                                          // Memory read data
adder #(32) pcaddsigned(extendedimmafter,
                                                         .d2(PCplus4),
                                                                         // Return address (for JAL)
PCplus4, PCbeforeBranch);
                                                         .d3(32'h00000000), // unused
                           branchmux(PCplus4,
mux2
             #(32)
                                                         .s({Jal, MemtoReg}),
PCbeforeBranch, PCSrc, PCBranch);
                                                         .y(MUXresult)
mux2
             #(32)
                           jumpmux(PCBranch,
                                                      );
{PCplus4[31:28], Instr[25:0], 2'b00}, Jump,
PCNext);
                                                      // ALU
                                                       alu32 alucomp(
// JR MUX - Select between normal next PC and
                                                         .a(dataone),
register value for JR
                                                         .b(aluop2),
mux2 #(32)
               jrmux(PCNext,
                                                         .f(ALUControl),
                                                                           // match "f"
                                 dataone,
                                            Jr,
PCNextFinal);
                                                         .shamt(Instr[10:6]),
                                                                           // match "y"
                                                         .y(ALUResult),
// Register File
                                                         .zero(ZeroFlag)
// Register File
                                                      );
registerfile32 RF(
  .clk(clk),
                                                       signext
                                                                             immextention(Instr[15:0],
  .we(RegWrite),
                                                       extendedimm);
                                                       mux2 #(32) aluop2sel(datatwo, extendedimm,
  .reset(reset),
  .ra1(Instr[25:21]),
                                                       ALUSrc, aluop2);
  .ra2(Instr[20:16]),
  .wa(writereg),
                                                       endmodule
  .wd(MUXresult),
  .rd1(dataone),
  .rd2(datatwo)
```

output [31:0] datatwo,

);

// Control Unit with JAL and JR support		6'b100010: begin	// SUB	
`timescale 1ns/1ns		temp = 10'b110000	00000;	
		ALUControl = 4'b00	001;	
module ControlUnit(		end		
input [5:0] Opcode,		6'b100011: begin	// SUBU	
input [5:0] Func,		temp = 10'b110000000;		
input Zero,		ALUControl = 4'b00	001;	
output reg MemtoReg,		end		
output reg MemWrite,		6'b100100: begin	// AND	
output reg ALUSrc,		temp = 10'b110000	00000;	
output reg RegDst,		ALUControl = 4'b00	)10;	
output reg RegWrite,		end		
output reg Jump,		6'b100101: begin	// OR	
output reg Jal,		temp = 10'b110000	00000;	
output reg Jr,		ALUControl = 4'b0011;		
output PCSrc,		end		
output reg [3:0] ALUControl		6'b100110: begin	// XOR	
);		temp = 10'b110000	00000;	
		ALUControl = 4'b01	100;	
reg [9:0] temp;		end		
reg Branch, BNE;		6'b100111: begin	// NOR	
		temp = 10'b110000000;		
always @(*) begin		ALUControl = 4'b10	)10;	
// Default values		end		
temp = 10'b0;		6'b101010: begin	// SLT	
ALUControl = 4'b0;		temp = 10'b110000	00000;	
Jal = 1'b0;		ALUControl = 4'b10	000;	
Jr = 1'b0;		end		
Branch = 1'b0;		6'b101011: begin	// SLTU	
BNE = 1'b0;		temp = 10'b110000	00000;	
		ALUControl = 4'b10	001;	
case (Opcode)		end		
6'b000000: begin	// R-type	6'b000000: begin	// SLL	
case (Func)		temp = 10'b110000	00000;	
6'b100000: begin	// ADD	ALUControl = 4'b01	101;	
temp = 10'b1100000000;		end		
ALUControl = 4'b0000;		6'b000010: begin	// SRL	
end		temp = 10'b110000	00000;	
6'b100001: begin	// ADDU	ALUControl = 4'b01	110;	
temp = 10'b1100000000;		end		
ALUControl = 4'b0000;		6'b000011: begin	// SRA	
end		temp = 10'b110000	00000;	
		11p 10.0110000	<del> ,</del>	

ALUControl = 4'b0111; end 6'b000100: begin temp = 10'b110000000 ALUControl = 4'b1011; end	// SLLV 0;	6'b000101: begin temp = 10'b0001000000; ALUControl = 4'b0001; Branch = 1'b1; BNE = 1'b1; end	// BNE
6'b000110: begin temp = 10'b110000000 ALUControl = 4'b1100;	// SRLV 0;	6'b001000: begin temp = 10'b1010000000;	// ADDI
end 6'b000111: begin temp = 10'b110000000	// SRAV	ALUControl = 4'b0000; end	
ALUControl = 4'b1101; end 6'b001000: begin temp = 10'b000000000 ALUControl = 4'b0000;	// JR	6'b001001: begin temp = 10'b1010000000; ALUControl = 4'b0000; end	// ADDIU
Jr = 1'b1; end default: begin temp = 10'b000000000	0;	6'b001100: begin temp = 10'b1010000000; ALUControl = 4'b0010; end	// ANDI
ALUControl = 4'b0000; end endcase end		6'b001101: begin temp = 10'b1010000000; ALUControl = 4'b0011;	// ORI
Clh 1 00011 . h a ni n	// 124/	end	
6'b100011: begin temp = 10'b1010010000; ALUControl = 4'b0000; end	// LW	6'b001110: begin temp = 10'b1010000000; ALUControl = 4'b0100; end	// XORI
6'b101011: begin temp = 10'b0010100000; ALUControl = 4'b0000; end	// SW	6'b001010: begin temp = 10'b1010000000; ALUControl = 4'b1000; end	// SLTI
6'b000100: begin temp = 10'b0001000000; ALUControl = 4'b0001; Branch = 1'b1; end	// BEQ	6'b001011: begin temp = 10'b1010000000; ALUControl = 4'b1001; end	// SLTIU

```
6'b000010: begin
                                  // J
                                                         output [31:0] ALUResult,
      temp = 10'b000001000;
                                                         output [31:0] WriteData,
      ALUControl = 4'b0000;
                                                         output [31:0] ReadData,
      Jump = 1'b1;
                                                         output RegWrite
    end
                                                      );
                                  // JAL
    6'b000011: begin
                                                         wire RegDst, ALUSrc, Jump, Jal, Jr, MemtoReg,
      temp = 10'b1000001000;
                                                       PCSrc, Zero, MemWrite;
      ALUControl = 4'b0000;
                                                         wire [3:0] ALUControl;
      Jump = 1'b1;
      Jal = 1'b1;
                                                         Datapath datapathcomp(
    end
                                                           .clk(clk),
                                                           .reset(reset),
                                  // LUI
    6'b001111: begin
                                                           .RegDst(RegDst),
      temp = 10'b1010000000;
                                                           .RegWrite(RegWrite),
      ALUControl = 4'b1110;
                                                           .ALUSrc(ALUSrc),
    end
                                                           .Jump(Jump),
                                                           .Jal(Jal),
    default: begin
                                // NOP
                                                           .Jr(Jr),
      temp = 10'b000000000;
                                                           .MemtoReg(MemtoReg),
      ALUControl = 4'b0000;
                                                           .PCSrc(PCSrc),
    end
                                                           .ALUControl(ALUControl),
  endcase
                                                           .ReadData(ReadData),
                                                           .Instr(Instr),
  //
      Use
             blocking
                        assignment
                                    for
                                           the
                                                           .PC(PC),
concatenation
                                                           .ZeroFlag(Zero),
  {RegWrite,
               RegDst,
                         ALUSrc,
                                   MemWrite,
                                                           .datatwo(WriteData),
MemtoReg, Jump} = temp[9:4];
                                                           .ALUResult(ALUResult)
end
                                                         );
assign PCSrc = Branch & (Zero ^ BNE);
                                                         ControlUnit controller(
                                                           .Opcode(Instr[31:26]),
endmodule
                                                           .Func(Instr[5:0]),
                                                           .Zero(Zero),
//MIPS SCP.v
                                                           .MemtoReg(MemtoReg),
`timescale 1ns/1ns
                                                           .MemWrite(MemWrite),
                                                           .ALUSrc(ALUSrc),
module MIPS_SCP(
                                                           .RegDst(RegDst),
                                                           .RegWrite(RegWrite),
  input clk,
  input reset,
                                                           .Jump(Jump),
  output [31:0] PC,
                                                           .Jal(Jal),
  output [31:0] Instr,
                                                           .Jr(Jr),
```

```
.PCSrc(PCSrc),
                                                            .ALUResult(ALUResult),
    .ALUControl(ALUControl)
                                                            .WriteData(WriteData),
  );
                                                            .ReadData(ReadData),
                                                            .RegWrite(RegWrite)
  ram dmem(
                                                          );
    .clk(clk),
    .we(MemWrite),
                                                          // Clock generation
    .adr(ALUResult),
                                                          initial clk = 0;
    .din(WriteData),
                                                          always #50 clk = ~clk; // 100ns period
    .dout(ReadData)
  );
                                                          // Monitor to display important signals
                                                          initial begin
  rom imem(
                                                            $monitor("Time=%0t | PC=%h | Instr=%h |
    .adr(PC),
                                                        ALUResult=%h | WriteData=%h | ReadData=%h
    .dout(Instr)
                                                        | RegWrite=%b",
                                                                  $time, PC, Instr, ALUResult, WriteData,
  );
                                                        ReadData, RegWrite);
endmodule
                                                          end
                                                          // Test sequence
//MIPS_SCP_tb.v for jaljrtest
`timescale 1ns/1ns
                                                          initial begin
                                                            // Initialize
module MIPS_SCP_tb;
                                                            clk = 0;
                                                            reset = 1;
  // Inputs
  reg clk;
                                                            // Apply reset
                                                            #100;
  reg reset;
                                                            reset = 0;
  // Outputs from UUT
  wire [31:0] PC;
                                                            // Run simulation long enough for JAL/JR
  wire [31:0] Instr;
                                                        execution
                                                            #1000;
  wire [31:0] ALUResult;
  wire [31:0] WriteData;
  wire [31:0] ReadData;
                                                            // Check values in registers after function
  wire RegWrite;
                                                        call
                                                            $display("\n=== JAL/JR Test Results ===");
  // Instantiate Unit Under Test (UUT)
                                                            $display("Register $a0 = %d (expected 5)",
  MIPS_SCP uut (
                                                        uut.datapathcomp.RF.register[4]);
                                                            $display("Register $a1 = %d (expected 10)",
    .clk(clk),
    .reset(reset),
                                                        uut.datapathcomp.RF.register[5]);
    .PC(PC),
                                                            $display("Register $v0 = %d (expected 15)",
    .Instr(Instr),
                                                        uut.datapathcomp.RF.register[2]);
```

```
$display("Register $ra = %h (return
address)", uut.datapathcomp.RF.register[31]);
                                                         // Clock generation
                                                         always #50 clk = ~clk;
    $finish;
  end
                                                         // Monitor to display important signals
                                                         initial begin
  // VCD file for waveform viewing
                                                           $monitor("Time=%0t
                                                                                   PC=%h
                                                                                             Instr=%h
  initial begin
                                                       ALUResult=%h WriteData=%h
                                                                                        ReadData=%h
    $dumpfile("mips scp jal.vcd");
                                                       RegWrite=%b",
    $dumpvars(0, MIPS_SCP_tb);
                                                                $time, PC, Instr, ALUResult, WriteData,
                                                       ReadData, RegWrite);
  end
                                                         end
endmodule
                                                         // Test sequence
//MIPS SCP tb.v for min max mean
                                                         initial begin
`timescale 1ns/1ns
                                                           // Initialize signals
                                                           clk = 0;
module MIPS_SCP_tb;
                                                           reset = 1;
  // Inputs
                                                           // Apply reset
  reg clk;
                                                           #100;
  reg reset;
                                                           reset = 0;
  // Outputs from uut
                                                           // Run for enough cycles to execute the
  wire [31:0] PC;
                                                       program
  wire [31:0] Instr;
                                                           #10000;
  wire [31:0] ALUResult;
  wire [31:0] WriteData;
                                                           // Display final results
                                                           $display("\n===
  wire [31:0] ReadData;
                                                                              Min/Max/Avg
                                                                                               Results
  wire RegWrite;
                                                       ===");
                                                           $display("Expected:
                                                                                  Min=1,
                                                                                             Max=10,
  // Instantiation of Unit Under Test
                                                      Sum=55, Avg=5");
  MIPS_SCP uut (
                                                           $display("Actual Results:");
    .clk(clk),
                                                           $display("Register
                                                                                $s0
                                                                                       (Min):
                                                                                                 %d",
    .reset(reset),
                                                       uut.datapathcomp.RF.register[16]); // $s0 =
    .PC(PC),
                                                       reg16
                                                           $display("Register
    .Instr(Instr),
                                                                                $s1
                                                                                       (Max):
                                                                                                 %d",
    .ALUResult(ALUResult),
                                                       uut.datapathcomp.RF.register[17]); // $s1 =
    .WriteData(WriteData),
                                                       reg17
    .ReadData(ReadData),
                                                           $display("Register
                                                                                $s2
                                                                                       (Sum):
                                                                                                 %d".
    .RegWrite(RegWrite)
                                                       uut.datapathcomp.RF.register[18]); // $s2 =
  );
                                                       reg18
```

\$display("Register \$s3 (Avg): %d",	move \$s0, \$t2
uut.datapathcomp.RF.register[19]); // \$s3 =	check3:
reg19	slt \$a0, \$t3, \$s0
	beq \$a0, \$zero, check4
\$finish;	move \$s0, \$t3
end	check4:
// VCD file generation for waveform viewing	slt \$a0, \$t4, \$s0
initial begin	beq \$a0, \$zero, check5
<pre>\$dumpfile("mips_scp.vcd");</pre>	move \$s0, \$t4
\$dumpvars(0, MIPS_SCP_tb);	check5:
end	slt \$a0, \$t5, \$s0
	beq \$a0, \$zero, check6
endmodule	move \$s0, \$t5
//insttest2.s (assembly code for min max mean)	check6:
.data	slt \$a0, \$t6, \$s0
newline: .asciiz "\n"	beq \$a0, \$zero, check7
	move \$s0, \$t6
.text	check7:
main:	slt \$a0, \$t7, \$s0
# Load numbers into \$t0-\$t9	beq \$a0, \$zero, check8
li \$t0, 1	move \$s0, \$t7
li \$t1, 2	check8:
li \$t2, 3	slt \$a0, \$t8, \$s0
li \$t3, 4	beq \$a0, \$zero, check9
li \$t4, 5	move \$s0, \$t8
li \$t5, 6	check9:
li \$t6, 7	slt \$a0, \$t9, \$s0
li \$t7, 8	beq \$a0, \$zero, max_calc
li \$t8, 9	move \$s0, \$t9
li \$t9, 10	
	# Max
# Min	max_calc:
move \$s0, \$t0 # min = first value	move \$s1, \$t0 # max = first value
move \$s1, \$t0 # max = first value	slt \$s4, \$s1, \$t1
move \$s2, \$zero # sum = 0	beq \$s4, \$zero, max2
	move \$s1, \$t1
slt \$a0, \$t1, \$s0	max2:
beq \$a0, \$zero, check2	slt \$s4, \$s1, \$t2
move \$s0, \$t1	beq \$s4, \$zero, max3
check2:	move \$s1, \$t2
slt \$a0, \$t2, \$s0	max3:
beq \$a0, \$zero, check3	slt \$s4, \$s1, \$t3

```
beg $s4, $zero, max4
                                                       nop
  move $s1, $t3
                                                       move $s3, $v0
                                                       li $v0, 10
max4:
  slt $s4, $s1, $t4
                                                       nop
  beq $s4, $zero, max5
  move $s1, $t4
max5:
                                                       division sub:
  slt $s4, $s1, $t5
                                                         move $v0, $zero # quotient = 0
  beg $s4, $zero, max6
                                                         move $v1, $a0
                                                                          # remainder = dividend
  move $s1, $t5
                                                       division_loop:
max6:
                                                         slt $t1, $v1, $a1
                                                                            # use $t1 instead of $t0
  slt $s4, $s1, $t6
                                                         bne $t1, $zero, division done
  beq $s4, $zero, max7
                                                         sub $v1, $v1, $a1
  move $s1, $t6
                                                         addiu $v0, $v0, 1
max7:
                                                         j division_loop
  slt $s4, $s1, $t7
                                                       division_done:
  beq $s4, $zero, max8
                                                         jr $ra
  move $s1, $t7
                                                         nop
max8:
  slt $s4, $s1, $t8
                                                       //insttest2.s (assembly code for Jal Jr test)
  beq $s4, $zero, max9
                                                       .text
  move $s1, $t8
                                                       main:
max9:
                                                         li $a0, 5
                                                                     # Load 5 into $a0
                                                                      # Load 10 into $a1
  slt $s4, $s1, $t9
                                                         li $a1, 10
  beq $s4, $zero, sum_calc
                                                         jal add_numbers # Call add_numbers
  move $s1, $t9
                                                         nop
                                                         j end
                                                                    # Infinite loop
# ----- Sum -----
sum calc:
                                                       # Function to add $a0 + $a1 and store in $v0
  add $s2, $t0, $t1
                                                       add_numbers:
  add $s2, $s2, $t2
                                                         add $v0, $a0, $a1
  add $s2, $s2, $t3
                                                         jr $ra
                                                                    # Return to main
  add $s2, $s2, $t4
  add $s2, $s2, $t5
                                                       end:
  add $s2, $s2, $t6
                                                         j end
                                                                    # Infinite loop
  add $s2, $s2, $t7
  add $s2, $s2, $t8
  add $s2, $s2, $t9
move $a0, $s2 # dividend = sum (55)
li $a1, 10
            # divisor = 10
jal division_sub
```