


Objective: 3-stage pipelined datapath supporting R-type & addi instructions (16-bit MIPS) w/forwarding included.



Reg Array Implementation:

- PC
- Instruction memory
- Pipeline Registers

Behavioral:

- Main Control
- Register File
- Sign Extend/Adder
- Forwarding

Gate Level:

- ALU
- Multiplexers

* HA / FA logic diagrams are not shown

Instruction Set Architecture / Control Unit Truth Table:

Instr	Opcode	RegDst	ALUSrc	RegWrite	ALU Ctl
add	0000	1	0	1	0010
sub	0001	1	0	1	0110
and	0010	1	0	1	0000
or	0011	1	0	1	0001
nor	0100	1	0	1	1100
nand	0101	1	0	1	1101
slt	0110	1	0	1	0111
addi	0111	0	1	1	0010

I-type

Instruction Formats:


R-format: add, sub, and, or, nor, nand, slt

op	rs	rt	rd	unused	← instr rd, rs, rt
4	1	2	2	2	6

I-format: addi


op	rs	rt	addr/value	← addi rt, rs, value
4	2	2	2	8

16-bit ALU: * No Zero or Overflow *




ALU Control Lines:

AluOp[5:0]	Bnegate	Operation	Instr.
000000	0	10	add
000001	0	10	sub
000010	0	00	and
000011	0	01	or
000100	0	00	nor
000101	0	01	andn
000110	1	11	slt
000111	0	10	addi




ALU0 to ALU14:

1-bit ALU,
cascaded.




ALU 15:


1-bit ALU, last of
the cascaded chain
of ALU's. Slightly diff.




1-bit 2x1 Multiplexer: $a \rightarrow 0$ 2x1 MUX $b \rightarrow 1$ out
ctrl



1-bit 4x1 Multiplexer: $a \rightarrow 0$ MUX 4x1 $b \rightarrow 1$ $c \rightarrow 2$ $d \rightarrow 3$ out
 f_2 ctrl
Implemented by cascading 2x1 multiplexers.





2-bit 2x1 Multiplexer:
Multiplexes 2 inputs of 2-bit data.



16-bit 2x1 Multiplexer: Multiplexes 2 inputs of 16-bit data.

→ Implemented by cascading 8 2-bit 2x1 multiplexers, as shown below.



Objective: 3-stage pipelined datapath for R-type & addi

