
981.1171_cilology





3- We have 8 total States and each one cam lead to 8 other

States. First we simplify the Circuit and then create a table and


then a State machine accordingly: (for simplicity, we seprende it into two

Based on the truth table drawn before, we can create a State machine of the Circuit:





A: For the changes to be Counted correctly, In's volue mustn't change more them ance in a single clock so the counter can work correctly. For example, it our waveform looks like CIK I the Counter wan't function Properly. B: to find out if we have came across an error, we create two counters and compone them. An error is produced if they are not equal. A ficture of an example where errars are produced and also the wave form of the



7: the python cade is included. To test it, we simply use the code of a P flip flop from a previous exercise:

```
`timescale 1ns / 1ps
module DFF(
    output q,
    output qBar,
    input d,
    input clk,
    input resetBar
wire tmp0;
                                                       Carverted with
wire tmp1;
                                                       ow Pythan
wire tmp2;
wire tmp3;
assign tmp3 = ~(resetBar & clk);
assign tmp2 = \sim(resetBar & \sim(tmp1 & \sim(d & tmp0)));
assign tmp1 = \sim(\simtmp2 & tmp3);
assign tmp0 = \sim(tmp2 & tmp3);
assign qBar = \sim (tmp0 \& q);
assign q = ~(tmp1 & qBar);
endmodule
```

```
`timescale 1ns / 1ps
  module DFF(
      output reg q,
      output reg qBar,
      input d,
      input clk,
      input resetBar
      );
  wire tmp0;
  wire tmp1;
  wire tmp2;
7 wire tmp3;
      always @ (tmp3) begin
          None <= tmp3;
      always @ (tmp2) begin
         None <= tmp2;
      always @ (tmp1) begin
          None <= tmp1;
      always @ (tmp0) begin
        None <= tmp0;
      always @ (qBar) begin
          None <= qBar;
      always @ (q) begin
          None <= q;
```

endmodule