Ian Zhang

Professor Alvin Lebeck

Assignment 3: Written

1. (10 pts) Given four inputs (X3 X2 X1 X0) design and implement a logic function that is true if and only if the input when interpreted as an unsigned binary number input is less than 5.

a. Show the truth table and sum of products for your circuit.

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| A | B | C | D | Output |
| 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 |

Sum of products:

(!A & !B & !C & !D) | (!A & !B & !C & D) | (!A & !B &C & !D) | (!A & !B & C & D) |

(!A & B & !C & !D)

Simplification:

(!A & !B & !C & !D) | (!A & !B & !C & D) | (!A & !B &C & !D) | (!A & !B & C & D) = (!A & !B)

(!A & !B) | (!A & B & !C & !D)

b. Implement this circuit using only AND, OR, and NOT gates in Logisim (make sure to test your circuit and check its validity).

Okay.

2. (15 pts) Seven Segment Display Driver A Liquid Crystal Display (LCD) clock works by turning on specific segments to display a number for each digit. Each digit is composed of 7 segments, and by turning on the correct segments any number 0­9 can be displayed. For this problem you will use the 7­Segment display provided in Logisim (see here for documentation, note there is one input for a decimal point, but we'll ignore that). Your job is to design the control circuit so that this 7­segment display can display any 3­bit binary unsigned number (0­7). Your circuit will take as input the 3­bit unsigned binary number and generate the 7 outputs that connect to the 7­segment display.

a. Show the truth table and sum of products representation for your circuit.

|  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| Input 1 | Input 2 | Input 3 | Output 1 | Output 2 | Output 3 | Output 4 | Output 5 | Output 6 | Output 7 |
| A | B | C | a | b | c | d | e | f | g |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |

Sum of products:

Output 1/a:

(!A & B & !C) | (!A & B & C) |(A & !B & !C) | (A & !B & C) | (A & B & !C)

Simplification:

(A & !B & !C) | (A & !B & C) = (A & !B)

(!A & B & !C) | (!A & B & C) = (!A & B)

**(A & B & !C) | (A & !B) | (!A & B)**

Output 2/b:

(!A & !B & !C) | (A & !B & !C) | (A & !B & C) | (A & B & !C)

Simplification:

(!A & !B & !C) | (A & !B & !C) = (!B & !C)

**(!B & !C) | (A & !B & C) | (A & B & !C)**

Output 3/c:

(!A & !B & !C) | (!A & B & !C) | (!A & B & C) | (A & !B & C) | (A & B & C)

Simplification:

(!A & B & !C) | (!A & B & C) = (!A & B)

(A & B & C) | (A & !B & C) = (A & C)

**(!A & !B & !C) | (A & C) | (!A & B)**

Output 4/d:

(!A & !B & !C) | (!A & !B & C) | (!A & B & !C) | (!A & B & C) | (A & !B & !C) | (A & B & C)

Simplification:

(!A & !B & !C) | (!A & !B & C) = (!A & !B)

(!A & B & !C) | (!A & B & C) = (!A & B)

(!A & !B) | (!A & B) = !A

**!A | (A & !B & !C) | (A & B & C)**

Output 5/e:

(!A & !B & !C) | (!A & B & !C) | (A & B & !C)

Simplification:

(!A & B & !C) | (A & B & !C) = (B & !C)

**(!A & !B & !C) | (B & !C)**

Output 6/f:

(!A & !B & !C) | (!A & B & !C) | (!A & B & C) | (A & !B & C) | (A & B & !C)

Simplification:

(!A & B & !C) | (!A & B & C) = (!A & B)

**(A & !B & C) | (A & B & !C) | (!A & !B & !C) | (!A & B)**

Output 7/g:

(!A & !B & !C) | (!A & !B & C) | (!A & B & C) | (A & !B & !C) | (A & !B & C) | (A & B & !C) |

(A & B & C)

Simplification:

(!A & !B & !C) | (!A & !B & C) = (!A & !B)

(A & B & !C) | (A & B & C) = (A & B)

(A & !B & !C) | (A & !B & C) = (A & !B)

**(A & !B) | (!A & B & C) |(A & B) | (!A & !B)**


b. Use Logisim to implement your circuit using only AND, OR, and NOT gates.

Okay.

4. (25 pts) Introduction to Finite State Machines

Design and implement a finite state machine that recognizes the input combination sequence 231. Your input is a sequence of two bit unsigned binary numbers. The output is an unlock signal, that remains valid for one clock only if the input sequence is detected. If the input is incorrect, the lock should reset, requiring the user to re­enter the full three digit combination sequence.

a. Show the truth table, boolean functions for the next state and output variables, and the state diagram for your finite state machine.



|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| Current State          Inputs | | | | Next State        Output | | |
| A | B | I1 | I2 | D1 | D0 | F |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 1 | 1 | 0 | 0 | 1 |

Boolean Functions:

D0 = A’ B’ I1 I2’ | A B’ I1’ I2 | A B I1 I2

D1 = A’ B I1 I2 | A B’ I1’ I2

F = A B


b. Implement your FSM in Logisim using D Flip Flops, the clock for your circuit should be a button that will be explicitly pressed after each new input value is entered.

Okay.

5. (25 pts) FSM: Vending Machine

A vending machine has the ability to accept several different combinations of coins from a customer wishing to purchase an item. Everything in our machine costs 25 cents and the machine only accepts quarters (Q), dimes (D) and nickels (N). Design a finite state machine to control the dispense signal (F). More specifically (F) should be true when the amount of money deposited is equal or greater than 25 cents. The input to your circuit are the three signals, one for each coin, Q, D, N, that have the value one if a coin of that type was deposited, the output is the dispense signal (F). Our machine is greedy and doesn't return any change. After dispensing the machine resets and waits for another customer.

a. Show the truth table, boolean functions for the next state and output variables, and the state diagram for your finite state machine.



|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| Current State         Inputs (Coins) | | | | | Next State                      Output | | | |
| A | B | C | Q D N | $Total | D2 | D1 | D0 | F |
| 0 | 0 | 0 | 0  0  0 | 0¢ | x | x | x | x |
| 0 | 0 | 0 | 0  0  1 | 5¢ | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 0  1  0 | 10¢ | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0  1  1 | x | x | x | x | x |
| 0 | 0 | 0 | 1  0  0 | 25¢ | 1 | 0 | 1 | 0 |
| 0 | 0 | 0 | 1  0  1 | x | x | x | x | x |
| 0 | 0 | 0 | 1  1  0 | x | x | x | x | x |
| 0 | 0 | 0 | 1  1  1 | x | x | x | x | x |
| 0 | 0 | 1 | 0  0  0 | 5¢ | x | x | x | x |
| 0 | 0 | 1 | 0  0  1 | 10¢ | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0  1  0 | 15¢ | 0 | 1 | 1 | 0 |
| 0 | 0 | 1 | 0  1  1 | x | x | x | x | x |
| 0 | 0 | 1 | 1  0  0 | 25¢ | 1 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1  0  1 | x | x | x | x | x |
| 0 | 0 | 1 | 1  1  0 | x | x | x | x | x |
| 0 | 0 | 1 | 1  1  1 | x | x | x | x | x |
| 0 | 1 | 0 | 0  0  0 | 10¢ | x | x | x | x |
| 0 | 1 | 0 | 0  0  1 | 15¢ | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0  1  0 | 20¢ | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0  1  1 | x | x | x | x | x |
| 0 | 1 | 0 | 1  0  0 | 25¢ | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1  0  1 | x | x | x | x | x |
| 0 | 1 | 0 | 1  1  0 | x | x | x | x | x |
| 0 | 1 | 0 | 1  1  1 | x | x | x | x | x |
| 0 | 1 | 1 | 0  0  0 | 15¢ | x | x | x | x |
| 0 | 1 | 1 | 0  0  1 | 20¢ | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0  1  0 | 25¢ | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0  1  1 | x | x | x | x | x |
| 0 | 1 | 1 | 1  0  0 | 25¢ | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 1  0  1 | x | x | x | x | x |
| 0 | 1 | 1 | 1  1  0 | x | x | x | x | x |
| 0 | 1 | 1 | 1  1  1 | x | x | x | x | x |
| 1 | 0 | 0 | 0  0  0 | 20¢ | x | x | x | x |
| 1 | 0 | 0 | 0  0  1 | 25¢ | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0  1  0 | 25¢ | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0  1  1 | x | x | x | x | x |
| 1 | 0 | 0 | 1  0  0 | 25¢ | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1  0  1 | x | x | x | x | x |
| 1 | 0 | 0 | 1  1  0 | x | x | x | x | x |
| 1 | 0 | 0 | 1  1  1 | x | x | x | x | x |
| 1 | 0 | 1 | 0  0  0 | 25¢ | x | x | x | x |
| 1 | 0 | 1 | 0  0  1 | 5¢ | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0  1  0 | 10¢ | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1  0  0 | 25¢ | 1 | 0 | 1 | 1 |

Boolean Functions:

D0 =

A B’ C Q D’ N’ | A B’ C’ Q D’ N’ | A B’ C’ Q’ D’ N | A B’ C Q’ D’ N | A’ B C Q’ D N’ | A’ B’ C Q’ D N’ |

A’ B C’ Q D’ N’ | A’ B C Q D’ N’ | A’ B C’ Q’ D’ N | A’ B’ C’ Q’ D’ N | A’ B’ C’ Q D’ N’ |

A’ B’ C Q D’ N’ | A B’ C’ Q’ D N’

Simplification:

A B’ C’ Q D’ N’ | A B’ C Q D’ N’ = A B’ Q D’ N’

A B’ C’ Q’ D’ N | A B’ C Q’ D’ N = A B’ Q’ D’ N

A’ B C’ Q D’ N’ | A’ B C Q D’ N’ = A’ B Q D’ N’

A’ B’ C’ Q D’ N’ | A’ B’ C Q D’ N’ = A’ B’ Q D’ N’

A’ B C’ Q’ D’ N | A’ B’ C’ Q’ D’ N = A’ C’ Q’ D’ N

A’ B C Q’ D N’ | A’ B’ C Q’ D N’ = A’ C Q’ D N’

A’ B Q D’ N’ | A’ B’ Q D’ N’ = A’ Q D’ N’

**A’ Q D’ N’ | A B’ Q D’ N’ | A B’ Q’ D’ N |** **A’ C’ Q’ D’ N | A’ C Q’ D N’ | A B’ C’ Q’ D N’**

D1 =

A’ B’ C Q’ D N’ | A’ B’ C’ Q’ D N’ | A’ B’ C Q’ D’ N | A’ B C’ Q’ D’ N | A B’ C Q’ D N’

Simplification:

A’ B’ C Q’ D N’ | A’ B’ C’ Q’ D N’ = A’ B’ Q’ D N’

**A’ B’ Q’ D N’ | A’ B’ C Q’ D’ N | A’ B C’ Q’ D’ N | A B’ C Q’ D N’**

D2 =

A’ B’ C’ Q D’ N’ | A’ B’ C Q D’ N’ | A’ B C Q’ D N’ | A’ B C’ Q’ D N’ | A’ B C Q D’ N’ | A’ B C’ Q D’ N’ |

A B’ C’ Q D’ N’ | A B’ C Q D’ N’ | A’ B C Q’ D’ N | A B’ C’ Q’ D’ N | A B’ C’ Q’ D N’ |

Simplification:

A’ B’ C’ Q D’ N’ | A’ B’ C Q D’ N’ = A’ B’ Q D’ N’

A’ B C Q’ D N’ | A’ B C’ Q’ D N’ = A’ B Q’ D N’

A’ B C Q D’ N’ | A’ B C’ Q D’ N’ = A’ B Q D’ N’

A B’ C’ Q D’ N’ | A B’ C Q D’ N’ = A B’ Q D’ N’

A B’ Q D’ N’ | A’ B’ Q D’ N’ = B’ Q D’ N’

**A’ B C Q’ D’ N | A B’ C’ Q’ D’ N | A B’ C’ Q’ D N’ | B’ Q D’ N’ | A’ B Q D’ N’ | A’ B Q’ D N’**

**A’ Q D’ N’ | A’ B Q’ D N’ | A B’ Q D’ N’ | A’ B C Q’ D’ N | A B’ C’ Q’ D’ N | A B’ C’ Q’ D N’**

F = **A B’ C**

b. Implement your FSM in Logisim using D Flip Flops, the clock for your circuit should be a button that will be explicitly pressed after each coin is deposited.

Okay.