
	Archid Agreeved 202051213 Actid Graves Date: Pegs:
	CS208: Computer Organisation and Antitecture
_	Remote Mid Semester Exam
_	Question 1 (a)
_	The cycle time can be calculated as
	$T = \max \{ 150ns, 120ns, 160ns, 140ns \} + 5ns$
_	iftens to be processed in = 1000.
	time taken to process 1000 items
	$= \frac{(k+n-1)T}{(k+n-1)X}$
	$= 1003 \times 165 \text{ ns}$
_	= 165495 ns = 165.495 us
	Hence, home taken to process loop items is 165.495 Up.
_	
_	
_	
- [


Partial Agrando freed faravel (2) Question (b) is RAW broad between I and I; as verlue of R, will be read before writing H. 11) RAW togard Has between Iz and I as
Value of R, will be read before writing it of by will be read before writing it.



Archit Agrociart O 201051213 from Grand Auestin old) SUB RIRE RS (3 Thills) 3 stalls ADD RA, R, , Ry 3 stalls OR R6, R, R7 3 stalls AND R8, R1, R8 1 00 O Stalls LW R10, 0(R8) 1 stall sw 10(RS), R10 Note: There was no case of ALV and load in slides. If we consider it to be 1, stalla increases by 1.

Archit Represent frelat former Question 3(a) in 4-bit CLA, expression for Si la: SI = AI DBI DCI where Ci is carry in: So, two XOR getter one involved in computing the sum value. So the time taken tog to calculate sum is 2 (delay of Ex-OR) gate New, for the carry, CitI is the summation of P. (carry propagator) -* c, and G; (carry generator). Since in CLA, Cy = C13 + P3 (3 = -613 + P3 G2 + P3 P2C) -terel 1 Level 2

Archit Agreened (Q) Data Page 202011213 Antist Agreema O. In earlel . I all AND gates are considered. In level 2, all OR gates are considered since in each level the respective garter work in parcellel, so the total hime is time taken at both levels that is time taken as level 1 and 10 ns at leve? A STATE OF THE PARTY OF THE PAR to tel propagation delay = 40 ns + 20ms = 60ns = 1 1 1 =



Avelus Agrecus Onto (0) fraint fraud 201059213 Question 4(0) Direct pr relative · The address for fetching the operand Effective address is calculated by adding is already provided for contents of the the address of part cru register with of the instruction. the address post of tra instruction. . It nesult in longer If results in shorter shorter address field on not coled in branch Often with branch type instructions type instructions used for writing relocatable used to access static code, position Independent date cannot handle used to handle recursive procedures recursive procedures

Archiv Agrance 201051213 Alex ferrel Quastion 1(6) Accumulator Buso Start Based · Operands are implicitly operand is thored in an occamulator on top of stack Implecitly, Sample Mode of Expression Galuation, e that instructions.