



2. A new clocked A-B flip flop is defined with two inputs X AND Y in addition to the clock input. The flip flop function as follows: AB=00 the flip flop changes state with each clock pulse If AB=01 the flop state Z becomes I with the next clock pulse If AB = 10 the flep flop state 2 becomes of AB=11, the change of state occase with the clock pulse Write the truth-table for the A-B flep flop. Let Q be the present state of the aroust and 9" be the next state. The truth table will be for the flep flop will be 0

Assignment 7.



4. It is defined to design a binary ripple counter of the type shown in fig. that is capable of counting the number of items paring on a conveyor bett - Each time an item passes de geven point, a pulse is generated that can be used as clock eight. If the maximum number of items to be accounted is 6000 slaternine the no of flipflaps required.



From the figure, it can be seen (also given in question) that it is a arynchronous counter. Asynchranous counters (binary) can store 2 number if there are n - flop- flops present. (0 to 27-1)

We need to court due - a maximum number of 6000 items.

1/ 2/7/600g

 $\frac{1}{2^{n}-1} \ge 6600$



the smallest integer that satisfies thus condition is 13. Hence, a total of 13 flip-flops will be required to design a counter the given counter.

Assignment &


5. A 4-bet shift register configured for suight-shift operation i.e. Din > A A > B

B > C, C > D is shown. If the present

state of the register is ABCD = 1101


how many number of clock eycles


are required to reach the state = 11113



Since, A is XOR of previously stored A and D. New inputs to B, C,D are shown below. as a table for each pulse of

let clock pulse 0 denotes the present state i.e. 1101,





Let us first analyze the cercuit and try to configure the output wave form the output w Y = D3 + Dg. + ocupat of D, is input to D, ocupat of D. is input to D. and so on. The output of 0s is input to D, also. Let us try to find the time period of output waveform D_1 D_2 D_3 D_4 D_5 X= 03 +B Present state 0 1 0 $1 \rightarrow 0$ 0 0 1 27 1 0 ... 0 ... 1 0 3-> 0 1 0 0 1 1 0 0 100 0 In the you clock pulse, the flip feops reached their initial state; and hence, the output will repeat for each I clock pulses. The output aroun form is

- average power d'shipated will be: Pary = V2 x only ayede = 1/2 x Thigh
R Total $= \frac{V^2 \times 3}{R}$ Pang = 5 x 8 x 3 Pay ZOLISMW trence, the average power dissipated will be 1.5 mw. Assignment-9 Q.7. For the circuit in the figure, the delay of bubbled NAND gote is 2 ns. and that of the counter is cercumed to be zero. Qo (LSB) 3- 507 Asynchronous Counter Clk Q2 (MSB) RESET

	Date 1 1 Page 14 the Clock (CLK) frequency is 2 GHZ, then
	Let us by analyzing the counter circuit
	current states ofp of next states
clk	Q Q NAND Q Q Q X
0	0 0 0 1 0 0
1	0 0 1 0
2	0 1 0 1
3	0 1 614 241 00
5	
6	
0	
	As in 6th cycle, preset input recieved o as input, trence, it resets the counter. When, there was no propagation delay, then the counter was no propagation delay, then
	the counter was acting as MOD-6 wenter. But since, there is a propagation delay of 2 ns in NAND gests and frameway of clock is 1 GHz. the MAND gests will allow 2 extra clock pulses before reseting the count and hence, it is a MOD-R counter.
,	Q.D. Exact same question as Q.S in Assignment 8.

-.

Q.9

Code of Design


```
design vhd
   1 library IEEE;
2 use IEEE.std_logic_1164.all;
   4 entity full_adder is
      port(
A: in std_logic;
R: in std_logic;
C: in std_logic;
s: out std_logic;
co: out std_logic;
   B
   8
   9
  10
      end full_adder;
  12
  13
      architecture rtl of full_adder is
  15 begin
         process(A, R, C) is
         begin
        s <= A xor (R xor C);
co <= (A and R) or (C and (A xor R));
end process;</pre>
 18
  19
 20
  21 end rtl;
```

Code of Testbench

```
testbench.vhd
                  \oplus
   1 library IEEE;
2 use IEEE.std_logic_1164.all;
   4 entity testbench is
   5 -- empty
6 end testbench;
   8 architecture tb of testbench is
  10 -- DUT component
       component full_adder is
  12 port(
13 A: in std_logic;
14 R: in std_logic;
15 C: in std_logic;
16 s: out std_logic;
17 co: out std_logic);
  18 end component;
  20 signal a_in, b_in, c_in, s_out, c_out: std_logic;
  21
22 begin
  24
           -- Connect DUT
         DUT: full_adder port map(a_in, b_in, c_in, s_out, c_out);
  25
26
  27
28
         process
begin
            a_in <= '0';
b_in <= '0';
c_in <= '0';
wait for 1 ns;
  31
  34
             a_in <= '0';
b_in <= '1';
c_in <= '0';
wait for 1 ns;
  35
  37
  38
            a_in <= '1';
b_in <= '0';
c_in <= '0';
wait for 1 ns;
  40
  43
```

```
44
         a_in <= '1';
b_in <= '1';
 45
 46
         c_in <= '0';
 47
         wait for 1 ns;
 48
 49
         a_in <= '0';
 50
         b_in <= '0';
 51
         c_in <= '1';
 52
 53
         wait for 1 ns;
 54
         a_in <= '0';
 55
         b_in <= '1';
c_in <= '1';
 56
 57
         wait for 1 ns;
 58
 59
         a_in <= '1';
 60
         b_in <= '0';
 61
         c_in <= '1';
 62
         wait for 1 ns;
 63
 64
         a_in <= '1';
b_in <= '1';
 65
 66
         c_in <= '1';
 67
         wait for 1 ns;
 68
 69
         -- Clear inputs
 70
         a_in <= '0';
b_in <= '0';
 71
 72
         c_in <= '0';
 73
 74
         wait;
 75
       end process;
 76
 77 end tb;
```

Output



Q.10

Code of Design

```
design.vhd
           \oplus
  1 library IEEE;
2 use IEEE.std_logic_1164.all;
  4 entity circuit is
  5 port(
      A: in std_logic;
R: in std_logic;
      o: out std_logic
  9);
 10 end circuit;
 12 architecture rtl of circuit is
 13 begin
      process(A, R, o) is
 14
 15
       begin
       o \ll (A \text{ or } R) \text{ and } (\text{not } (A \text{ and } R));
 16
      end process;
 17
 18 end rtl;
```

Code of testbench

```
testbench.vhd +
   i library IEEE;
use IEEE.std_logic_1164.all;
entity testbench is
empty
   s end testbench;
   7 architecture tb of testbench is
    9 -- DUT component
  10 component circuit is
  11 port(
12 A: in std_logic;
13 R: in std_logic;
14 o: out std_logic);
  15 end component;
  16
17 signal a_in, b_in, c_out: std_logic;
  20
         -- Connect DUT
DUT: circuit port map(a_in, b_in, c_out);
  22
         process
begin
   a_in <= '0';
   b_in <= '0';
   wait for 1 ns;</pre>
  24
  25
26
  29
             a_in <= '0';
b_in <= '1';
wait for 1 ns;
  30
  33
              a_in <= '1';
b_in <= '0';
wait for 1 ns;
  34
  35
  36
              a_in <= '1';
b_in <= '1';
wait for 1 ns;
  38
  23(3)
  40
              -- Clear inputs
a_in <= '0';
b_in <= '0';
  44
```

```
45
46 wait;
47 end process;
48 end tb;
```

Output

