<u>Dashboard</u> / <u>Courses</u> / <u>Winter 2021-22</u> / <u>BTech Semester 4</u> / <u>CS268</u> / <u>Assignment 4-04-03-2022</u> / <u>Assignment 4-04-03-2022</u>	
Started on	Friday, 4 March 2022, 1:50 PM
State	Finished
	Friday, 4 March 2022, 1:56 PM
Time taken	
	4.00/5.00
Grade	8.00 out of 10.00 (80 %)
Question 1	
Complete	
Mark 1.00 out of 1.00	
For Implementing Instruction Pipeline ?	
a. Cycle time is determined by the smallest stage	
○ b. None of the mentioned	
c. Cycle time does not dependent on stages of the pipeline	
d. Cycle time is determined by the longest stage	
Question 2	
Complete	
Mark 1.00 out of 1.00	
The Ideal RISC pipe	line may have?
a. Instructions	can be divided into independent parts, each taking nearly equal time
b. All of the me	entioned
o c. Instructions	are executed in sequence one after the other in the order in which they are written
od. Successive i	nstructions are independent of one another

Question 3
Complete
Mark 1.00 out of 1.00
A four stage pipeline has the stage delays as 150, 120, 170 and 140 ns respectively. Registers are used between the stages and have a delay of 5 ns each. Assuming constant clocking rate. The total time taken to process 1000 data items on the pipeline? a. 165.5 us
○ a. 103.3 us
○ b. 165.3 us
O d. 180.3 us
Question 4 Complete Mark 0.00 out of 1.00
For the of RISC pipeline. Choose the correct option.
 a. All operands are in registers
b. The only operations that affect memory are loads and stores
 c. all instructions are the same size
d. All of the mentioned
Question 5
Complete
Mark 1.00 out of 1.00
For the single instruction pipeline (code given below). The two stalls are provided as a part of the program. Choose the correct option? Begin: add t0, t1, t2 nop nop .end Begin
 a. For the given program two more stalls are required
b. For the given program three more stalls are required
b. For the given program three more stails are required
c. For the given program one more stall is required

→ Assignment 3-25-02-2022

Jump to...