
EC201: Assignment 3

Problems with simulations

1. Draw two truth tables illustrating the outputs of a half-adder, one table for the sum output and the other for the output and Design in Logisim

Solution:




a	b	Sum	Carry
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

a	b	Carry
0	0	0
0	1	1
1	0	1
1	1	0

a	b	Sum
0	0	0
0	1	0
1	0	0
1	1	1


2. Fill in the truth table at right for the following circuit. Ignore rows not included in the table, then design in Logisim.



Name: Archit Agrawal Student ID: 202052307

EC201: Assignment 3

Solution:



Problems Without Simulations

Name: Archit Agrawal Student ID: 202052307



EC Assignment 3

Problems Without Simulations

3. Two 1's with no carry to are added, using a full adder what are the outputs?

given A = 1 , B=1 , Cm = 0

 $S = A \oplus B \oplus C_{fn}$ $= 1 \oplus 1 \oplus 0$

= 0

Cout = AB + Cin (ADB)

 $= 1 + O(|\oplus|)$

Cout = 1-

1. Butputs are S=0 and Cout = 1

4. Two I's with a carry-in of 1 are added using a full adder. What are the outputs?

A=1, B=1, Cm=1

S= A B B B Cim

= 1 1 1 1


S = 1

Cout = A.B+ Cin(ABB)

= 1+ (in (ABB)

Cout = 1







	from A or B to Cont: 4 gate delays (XOR -> AND -OR)
•	from A are to S: 4 gate delays (XOR -> XOR)
•	from Con to Cont: 2 gate delays (AND -> OR)
	from (in to S: 2 gate delay (XOR)
	because Court of one stage is Con for the next input:
•	4-gate delays from generating first carry signal (A or B to (out).
J.	
•	2-gate delays per intermediate stage ((i to (i+1))
•	2-gate delays at last stage to produce both the sum and carry-act outparts (Cn., to (n and sn.,)
	both the sum and carry-and outparts
	(ch. to ch and sp.)
	for an n-bit full adder, total propagation delay
	11 1 2 (2)
	$t_p = 4 + 2(n-2) + 2$
	L - 2n12
	$t_p = 2n + 2$
	for 1-bit fell adder, tp = 4



Diagram of 4-bit suipple adder using full addlers As Bs I-bit full Cs full adder Cs full Cs full adder Addler	
Diagram of 4-bit suipple adder using full adders. As Bs I-bit full adder C3 full C2 full adder 4 Ss So So	
Diagram of 4-bit suipple adder using full adden. As Bs I-bit full Cs full Cs full Cs full cs adder 4 53 5 5	
full addlers. As Bs It is it full Cs full Cs full adder Ca full adder Ca full Cs full cs fall adder Ca Ss So So So So So So So So So	
full addlers. As Bs It is it full Cs full Cs full adder Ca full adder Ca full Cs full cs fall adder Ca Ss So So So So So So So So So	
t-bit full C2 full C3 fall adder C4 S3 S2 S1	
$\frac{1}{\zeta_4}$ $\frac{1}{\zeta_3}$ $\frac{1}{\zeta_2}$ $\frac{1}{\zeta_3}$ $\frac{1}$	3
$\frac{1}{\zeta_4}$ $\frac{1}{\zeta_3}$ $\frac{1}{\zeta_2}$ $\frac{1}{\zeta_3}$ $\frac{1}$	3
$\frac{1}{\zeta_4}$ $\frac{1}{\zeta_3}$ $\frac{1}{\zeta_2}$ $\frac{1}{\zeta_3}$ $\frac{1}$	
C ₄ S ₃ S ₂ S ₁ S ₈	-
delay of 4 full adders = 4x 42 8 us	
delay of 4 full adders = 4x 428 us	
	a
= 19.248	
I have delicy set about they be exerted	c
field the stand had all the	
(100 100 100 100 100 100 100 100 100 100	
or as a bre that delder , while with a so re	25
LECTION OF THE	
2+00 = 17	
the both water the fidel of	
	(