Started on Friday, 18 February 2022, 1:40 PM
State Finished
Completed on Friday, 18 February 2022, 1:44 PM
Time taken 4 mins 41 secs
Marks 5.00/7.00
Grade 7.14 out of 10.00 (71 %)
Question 1
Complete
Mark 1.00 out of 1.00
 a. data b. address c. None of the mentioned d. instruction
Question 2 Complete
Mark 0.00 out of 1.00
The components to design the data path architecture? a. ALU, MUX, Registres b. Control unit and MUX c. ALU, Control unit, program counter d. None of the mentioned


c. ALU by itself

od. Program Counter

722, 4.31 PW	Assignment 1-10-02-2022. Attempt review	
Question 3		
Complete		
Mark 1.00 out of 1.00		
In a system, which has 32 registers	the register id is long?	
a. 6 bit		
O b. 16 bit		
o c. 4 bit		
d. 5 bit		
Question 4		
Complete		
Mark 1.00 out of 1.00		
Which unit is responsible for direct	ng the operations of computer arithmetic and logical unit?	
a. Control Unit		
b. Multiplexer		

Question 5	
Complete	
Mark 1.00 out of 1.00	

Consider the following data path of a cpu:



In the above data path size of bus, ALU and all registers are equal. All operations including incrementation of the PC and the GPRs are to be carried out in the ALU.

Two clock cycles are needed for memory read operation- one is for loading address in MAR and one for loading data from memory but into MDR.

The instruction "call Rn,sub" is a two word instruction. Assume that program counter is incremented during the fetch cycle of the first word of the instruction, it's register transfer interpretation is

 $Rn \leftarrow PC + 1;$

PC <= **M[PC]**;

The no. of minimum number of CPU clock cycles required in the execution cycle of this instruction?

- a. 4
- O b. 2
- c. 3
- O d. 1

Question $\bf 6$

Complete

Mark 1.00 out of 1.00

____ register specifically holds the ____ and provides it to instruction decoder circuit

- a. Memory and instruction
- b. Instruction and instruction
- c. data and instruction
- d. instruction and data

Question 7	
Complete	
Mark 0.00 out of 1.00	

A machine (31-bit architecture, with 1-word long instructions) has 64 registers, each register is 32 bits long. It needs to support 45 instructions, which have an immediate operand in addition to two register operands. Assuming that the immediate operand is an unsigned integer, what is the maximum value of the immediate operand?

- a. 16333
- b. 16383
- oc. 26383
- d. None of the mentioned

Announcements

Jump to...

Assignment 2-18-02-2022 ►