


## EC201: Assignment 5


1. Let all D inputs be LOW, both S inputs be HIGH, and the enable input be LOW. What is the status of Y output?



Since, ~~enable~~ <sup>circuit</sup> is active when enable input is low (negative logic), therefore, using the select inputs multiplexer will direct to input  $D_3$  as both S inputs are given high. Since  $D_3$  is LOW, output Y will also be LOW in the given state of the inputs.

2. A 2 to 1 multiplexer having a switching delay of 1  $\mu$ s is connected as shown in the figure. The output of the multiplexer is tied to its own select input. The input which gets selected when  $S=0$ , is tied to 1 and the input that gets selected when  $S=1$  is tied to 0. The output  $Y_0$  will be?

202051213



Initially  $V_o$  will be 0, therefore  $S=0$ ,  
 $\therefore$  Input 1 is selected, therefore  $V_o = 1$ ,  
 $\therefore S=1$ , hence, input 2 is selected,  
 hence  $V_o = 0$ , again  $S=0$ .

$\therefore$  the output  $V_o$  will be 010101 ---


Since, the switching delay of MUX is  
 1  $\mu s$ , ~~and~~ therefore the time <sup>interval</sup> at which  
 the output is repeated is 2  $\mu s$ .

$\therefore$  frequency of output pulse =  $\frac{1}{2 \mu s} = 0.5 \text{ MHz}$


$\therefore V_o$  will be a pulse of 0 and 1 of frequency  
 0.5 MHz.

### Problems based On Simulations

3. Realize  $Y_o$  using 4x1 MUX. Design  
 in Logisim. Find out  $Y_o$ .



The circuit designed in logisim:




The truth table obtained from the software:

$S_1 = A$	$S_0 = B$	$I_0 = \bar{A}$	$I_1 = B$	$I_2 = \bar{A}$	$I_3 = B$	$Y_0$
0	0	1	1	1	0	1
0	1	1	0	1	1	0
1	0	0	1	0	0	0
1	1	0	0	0	1	1


This is clearly the XNOR operation

$$\therefore Y_0 = A \text{ xnor } B$$

4. Determine the output and design in Logisim software.



The circuit designed in Logisim:



The truth table that we got from the software is -



202051213



A	B	C	D	F
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	1
1	1	1	0	0
1	1	1	1	1


The K-map for this truth table is:

CD \ AB	00	01	11	10
00	1			1
01				
11		1	1	
10				


the possible pairings are shown:

$$\therefore F = ABD + \bar{A}\bar{B}\bar{D}$$

- 5) Determine the output function  $F$  and design in Logisim software.



The circuit designed in Logisim:



The truth table obtained from the software is:

P	Q	I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	F
0	0	0	1	1	0	0
0	1	0	1	1	0	1
1	0	0	1	1	0	1
1	1	0	1	1	0	0

Clearly it is XOR operation,

$$F = P \oplus Q$$