

CS208: Computer Organisation and Architecture

Remote Mid Semester Exam

Question 1 (a)

The cycle time can be calculated as

$$T = \max \{ 150 \text{ ns}, 120 \text{ ns}, 160 \text{ ns}, 140 \text{ ns} \} + 5 \text{ ns}$$

$$T = 165 \text{ ns}$$

∴ since, there are four stages, $k = 4$.
items to be processed, $n = 1000$.

time taken to process 1000 items

$$= \cancel{kT} + (k + n - 1) T$$

$$= (4 + 1000 - 1) \times 165 \text{ ns}$$

$$= 1003 \times 165 \text{ ns}$$

$$= 165495 \text{ ns}$$

$$= 165.495 \mu\text{s}$$

Hence, time taken to process 1000 items
is $165.495 \mu\text{s}$.

Arulot Agrawal
202051212
Invent / Inventor

(2)

Question 1(b)

- i) RAW hazard between I_1 and I_2 as value of R_1 will be read before writing it.
- (ii) RAW hazard ~~between~~ between I_3 and I_4 as value of R_1 will be read before writing it.
- (iii) RAW hazard between I_2 and I_4 as value of R_2 will be read before writing it.



Question 2(a)

(i) SUB R₁, R₂, R₃

ADD R₄, R₁, R₄

(direct dependency) (I₁ & I₂)

Sub

(ii) SUB R₁, R₂, R₃

OR R₆, R₁, R₇

(direct dependency) (I₁ & I₃)

(iii) SUB R₁, R₂, R₃

AND R₈, R₁, R₈

(direct dependency) (I₁ & I₄)

(iv) AND R₈, R₁, R₈

LW R₁₀, 0(R₈)

direct dependency (I₄ & I₅)

(v) LW R₁₀, 0(R₈)

SW 10(R₅), R₁₀

direct dependency (I₅ & I₆)

(vi) AND R₈, R₁, R₈

LW R₁₀, 0(R₈)

SW 10(R₅), R₁₀

(transitive dependency) (I₄, I₅ & I₆)

Question 2(b)

SUB R_1, R_2, R_3

~~3 stalls~~

3 stalls

ADD R_4, R_1, R_4

3 stalls

OR R_6, R_1, R_7

3 stalls

AND R_8, R_1, R_8

~~1 or 0 stalls~~

LW $R_{10}, 0(R_8)$

1 stall

SW $10(R_5), R_{10}$

Note: There was no case of ALU and
load in slides. If we consider it
to be 1, stalls increases by 1.

Question 3(a)

In 4-bit CLA, expression for S_i is:

$$S_i = A_i \oplus B_i \oplus C_i$$

where C_i is carry-in.


So, two XOR gates are involved in computing the sum value. So, the time taken to calculate sum is 2 (delay of EX-OR) gate = 40 ns.

Now, for the carry,

C_{i+1} is the summation of P_i (carry propagator) * C_i and G_i (carry generator).

Since, in CLA,

$$\begin{aligned} C_4 &= G_3 + P_3 C_3 = G_3 + P_3 G_2 + P_3 P_2 C_1 \\ &= G_3 + P_3 G_2 + P_3 P_2 C_1 + P_3 P_2 P_1 C_0 + P_3 P_2 P_1 P_0 C_{in} \end{aligned}$$



In level 1, all AND gates are considered.
In level 2, all OR gates are considered.

Since, in each level the respective gates
work in parallel, so the total time
is time taken at both levels that
is 10 ns at level 1 and 10 ns at level 2.

$$\begin{aligned} \text{total propagation delay} &= 40 \text{ ns} + 20 \text{ ns} \\ &= 60 \text{ ns} \end{aligned}$$

Roll

Question 3(b)

Roll No. → 202051213

$$(1)_{10} \rightarrow (0001)_2$$

$$(3)_{10} \rightarrow (0011)_2$$

M → Multiplicand = 0001

Q → Multiplier = ~~(0011)~~ 0011

Q-1 → 0

AC → 0000

	AC	Q	Q-1	n	Operation
①	0000	0011	0	4	{10} → AC → AC-M → Arithmetic R.S.
	1111	0011	0	4	AC ← AC-M done
	1111	1001	1	3	ARS done
②	1111	1001	1	3	{11} → ARS
	1111	1100	1	2	ARS done
③	1111	1100	1	2	{01} → AC ← AC+M → ARS
	0000	1100	1	2	AC ← AC+M done
	0000	0110	0	1	ARS done
④	0000	0110	0	1	{00} → ARS
	0000	0011	0	0	

R.W.

$$(0001)_2 \times (0011)_2 = (0011)_2$$

$$\begin{array}{r}
 0001 \\
 0000 \\
 1110 \\
 1111 \\
 1111 \\
 1111 \\
 + 0001 \\
 \hline
 0000
 \end{array}$$

Question 4(a)

PC Relative

- Effective address is calculated by adding the contents of the CPU register with the address part of the instruction.
- It results in shorter shorter address field
- often with branch type instructions
- used for writing relocatable code, position independent code etc.
- used to handle recursive procedures

Direct

- The address for fetching the operand is already provided the address of part of the instruction.
- It results in longer address field.
- not used in branch type instructions
- used to access static data.
- cannot handle recursive procedures



Question 4(b)

Stack Based

- Operands are implicitly on top of stack
- Simple Mode of Expression Evaluation,
- ~~short instructions~~

Accumulator Based

- Operand is stored in an accumulator implicitly.