

## EC201: Assignment 4


Q.1 What distinguishes the meaning of half adder's inputs and outputs from a full-adder?

Half-Adder	Full-Adder
<ul style="list-style-type: none"> <li>It adds two 1-bit binary digits (<math>A, B</math>)</li> <li>Previous carry is not used</li> <li> <math display="block">S = A \oplus B</math> <math display="block">C_{out} = A \cdot B</math> </li> <li>uses one XOR and one AND gate</li> </ul>	<ul style="list-style-type: none"> <li>It adds three 1-bit binary digits (<math>A, B, C_{in}</math>)</li> <li>previous carry is used</li> <li> <math display="block">S = A \oplus B \oplus C_{in}</math> <math display="block">C_{out} = A \cdot B + C_{in}(A \oplus B)</math> </li> <li>uses two XOR, two AND and one OR gate</li> </ul>

# **EC201 : Assignment 4**

## **Problems Without Simulations**

2. Using only four-bit adders, construct an eight-bit adder. Each four-bit adder has two four-bit inputs and one five-bit output. Your eight-bit adder should have two eight-bit inputs and a one eight-bit output (don't worry about the ninth output bit).



Q-3 The four inputs to a circuit (A, B, C, D) represent an 8-4-2-1 BCD digit. Design the circuit so that the output (Z) is 1 iff the decimal number represented by the inputs is exactly divisible by 3. Assume that only valid BCD digits occur as inputs.

A	B	C	D	Z
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	X
1	0	1	1	X
1	1	0	0	X
1	1	0	1	X
1	1	1	0	X
1	1	1	1	X

don't care

202051213



Date \_\_\_\_\_

Page \_\_\_\_\_


AB \ CD	00	01	11	10
00	1		1	
01				1
11				
10		1		

$$Z = \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}C\bar{D} + A\bar{B}\bar{C}D + A\bar{B}C\bar{D}$$

# EC201 : Assignment 4

## Problems with simulations

4. An adder is to be designed which adds two 2-bit binary numbers to give a 3-bit binary sum. Find the truth table for the circuit and equation. Design in Logisim




a0	b0	Cin	a1	b1	S0	S1	S2
0	0	0	0	0	0	0	0
0	0	0	0	1	0	1	0
0	0	0	1	0	0	1	0
0	0	0	1	1	0	0	1
0	0	1	0	0	1	0	0
0	0	1	0	1	1	1	0
0	0	1	1	0	1	1	0
0	0	1	1	1	1	0	1
0	1	0	0	0	1	0	0
0	1	0	0	1	1	1	0
0	1	0	1	0	1	1	0
0	1	0	1	1	1	0	1
0	1	1	0	0	0	1	0
0	1	1	0	1	0	0	1
0	1	1	1	0	0	0	1
0	1	1	1	1	0	1	1
1	0	0	0	0	1	0	0
1	0	0	0	1	1	1	0
1	0	0	1	0	1	1	0
1	0	0	1	1	1	0	1
1	0	1	0	0	0	1	0
1	0	1	0	1	0	0	1
1	0	1	1	0	0	0	1
1	0	1	1	1	0	1	1
1	1	0	0	0	0	1	0
1	1	0	0	1	0	0	1
1	1	0	1	0	0	0	1
1	1	0	1	1	0	1	1
1	1	1	0	0	1	1	0
1	1	1	0	1	1	0	1
1	1	1	1	0	1	0	1
1	1	1	1	1	1	1	1

Name: Archit Agrawal  
Student ID: 202052307

## EC201 : Assignment 4

5. Reduce  $AB + (AC)' + AB'C(AB + C)$  and design in Logisim



A	B	C	F
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

Name: Archit Agrawal  
Student ID: 202052307

# **EC201 : Assignment 4**

Name: Archit Agrawal  
Student ID: 202052307