



# **Ahsanullah University of Science and Technology (AUST)**

## **Department of Computer Science and Engineering**

### **LAB REPORT**

Course No: CSE2210

Course Title: Digital Electronics and Pulse Techniques Lab

Experiment Number: 03


Name of the Experiment: Study of a TTL NAND gate with totem-pole output.

<b>Submitted By:</b>	
<b>Group 05</b>	
190204074	Akib Hasan Omi
190204075	MD. Shihabul Islam Shovo
190204086	Kazi Atiqur Rahman



Objective: The objective of the experiment is to study of a TTL NAND Gate with totempole output and measure the voltages at various points for all possible input combinations and find out the noise margin.

Circuit Diagram:



Question No-01: Analyze the operation of TTL NAND gate with the experimental data.

Answer: In this experiment, we have implemented a TTL NAND Gate. After implementing, the output voltage we get:



A	B	$V_o$
0	0	4.31
0	1	4.31
1	0	4.31
1	1	0.01

From table, we can see that, for first three combination, the output is high and for the last combination, output is low. So, this circuit works like a TTL ~~&~~ NAND Gate.

Question no-02: What are the differences of transistors  $T_1$  and  $T_2$  with that of a ~~multi-emitter~~ multi-emitter transistor?

Answer: In a multi-emitter transistor, there is a connection between every emitter with a diode which worked as an input diode. In  $T_1$  and  $T_2$ , there is no connection between emitter and diode. In multi-emitter transistor, a low input or any two of transistor pulls the base low. So, the collector stops the flow of current. It means, the collector current depends on these two transistors.



Question No-03: What is totem-pole stage? Why it is used in place of passive pull up resistor?

Answer: In this circuit totem-pole stage sits upon  $T_4$  resistor. This configure is called totem-pole stage. Here, transistor  $T_5$  acts as an active pull-up. If we decrease the value of a passive pull-up resistor, it increases the power dissipation. When output is in its low-state, the voltage across passive pull-up resistor is  $V_{CC} - V_{CE(sat)}$ . To solve this problem, totem-pole stage is used in place of passive pull-up resistor.

Question No-04: What is the function of  $T_3$ ?

Answer: The transistor  $T_3$  acts as a phase splitter since the emitter voltage is a phase with the collector voltage.

Question No-05: Why resistor  $R_4$  is used?

Answer: The  $R_4$  resistor is used to limit the current spikes when the transistor is in turn on state. The supply voltage would be short circuited if  $R_4$  were missing. That's why  $R_4$  resistor is used.



Question No-06: Why diode  $D_0$  is used in the circuit?  
Can it be placed elsewhere?

Answer: If the output diode  $D_0$  were missing, the base emitter voltage of  $T_5$  would be  $V_{BE_5} = V_{BE_4} - V_{CE4} = 1 - 0.2 = 0.8V$  which put  $T_5$  into saturation. So,  $T_5$  into saturation and the wastage of current will occur if we don't use  $D_0$ . The  $D_0$  can be placed from the emitter into the base of  $T_5$ , the configuration is also used by some manufacturers.

Question No-07: Why two totem-pole gates cannot be wire ANDed?

Answer: Two totem-pole gates cannot be wire ANDed because if output from a gate is high and output from another gate is low and both are tied together, then large amount of current flows from  $V_{CC}$  to ground through high current flows state gate transistor and low state transistor. And this current can damage the output transistors.



Question No-08: What are the feature and advantages of TTL gates?

Answer:

1. TTL requires only one supply voltage.
2. It has good Fan-Out. TTL gates can drive upto 10 gates.
3. TTL gates exhibit low output impedance for high/low state.

Experimental Data:

A	B	$V_0$	$V_1$	$V_2$	$V_3$	$V_4$	$V_5$	$V_6$
0	0	4.31	0.53	0.01	0.00	5.00	4.71	5.00
0	1	4.31	0.55	0.03	0.00	5.00	4.71	5.00
1	0	4.31	0.55	0.03	0.00	5.00	4.71	5.00
1	1	0.01	1.66	1.16	0.58	0.61	0.37	5.00

Calculation:

NM(0): When all input 1,  $V_2 + V_3 = 1.16 + 0.58$   
 $= 1.74$

$$\text{So, } NM(0) = -(5 - 1.74) \\ = -3.26 \text{ V}$$



NM(1):

From the experiment, when at least one input is 1,  $V_2 = 0.03$  V.

$$\begin{aligned} \text{NM}(1) &= (1 - 0.03) \text{ V} \\ &= 0.97 \text{ V.} \end{aligned}$$

Discussion: In this experiment, we worked on a TTL NAND Gate with totem-pole output. We measured voltage of different point of the circuit and observe that voltage. Last of all, we measured the NM(0) and NM(1).