

Ahsanullah University of Science and Technology (AUST)

Department of Computer Science and Engineering

LAB REPORT

Course No: CSE2210

Course Title: Digital Electronics and Pulse Techniques Lab


Experiment Number: 03

Name of the Experiment: Study of a TTL NAND gate with totem-pole output.

Submitted By:	
Group 05	
190204074	Akib Hasan Omi
190204075	MD. Shihabul Islam Shovo
190204086	Kazi Atiqur Rahman

Objective: The objective of the experciment is to study of a TTL NAND Gate with totempole output and measurce the voltages at varcious points fore all possible input combinations and find out the noise margin.

Circcuit Diagram:



Question No-01: Analyze the operation of TTL NANC gate with the experimental data.

Answerc: In this experciment, we have implemented a TTL NAND GIAte. After implementing, the output voltage we get:

A	B	Vo
0	0	4.31
0	1	4.31
1	0	4.31
1	1	0.01

From table, we can see that, fore first three combination, the output is high and fore the last combination, output is low. So, this circuit works like a TTL & NAND Gate.

Buestion no-02: What are the differences of transistores T1 and T2 with that of a multi-empimulti-emitter transistore?

Answer: In a multi-emitter transistor, there is a connection between every emitter with a diode which worked as an input diode. In T1 and T2, there is no connection between emitter and diode. In multi-emitter transistor, a low input or any two of transistor pulls the base low. So, the collector stops the flow of curricent. It means, the collector curricent depends on these two transistors.

Buestion No-03! What is totern-pole stage? Why it is used in place of passive pull up resistore?

Answer: In this circuit totem-pole stage sits upon T4 resistor. This configure is called totem-pok stage. Here, treansistore T5 acts as an active pull-up T6 we decrease the value of a passive pull-up resistore, it increases the power discipation. When output is in its low-state, the voltage across passive pull-up resistore is Voc-VcE (sat). To solve this problem, totem-pole stage is used in place of passive pull-up resistore.

Question No-04: What is the function of T3?

Answer: The treansistore To acts as a phase spittere since the emitter voltage is a phase with the collectore voltage.

Question No-05: Why resistore R4 is used?

Answer: The R4 R resistore is used to limit the current spikes when the transistore is in twen on state. The supply voltage would be short circuited if R4 were missing. That's why R4 resistore is used.

Buestion No-06: Why diode DO is used in the circuit? Can it be placed elsewherce?

Answere: If the output diode DO were missing, the base emitter voltage of To would be VBE = VBE

<u>Suestion No-07</u>: Why two totem-pole gates comnot be wire ANDed?

Answer: Two totem-pole gates cannot be wire ANDER because if output from agate is high and output from another gate is low and both are tied from another gate is low and both are tied together, then large amount of current flown from Vee to ground through high current flows state gate transistor and low state transistor And this current can domage the output transistors.

Question No-08: What are the feature and advantages of TTL gates?

Answerc:

- 1. TTL requires only one supply voltage.
- 2. It has good Fan-Out. TTL gates can drive upto 10 gates.
 - 3. TTL gates exhibit low output impedance fore high/low state.

Expercimental Data:

A	B	Vo	V ₁	V ₂	V3	V4	V ₅	V ₆
0	0	4.31	0.53	0.01	0.00	5.00	4.71	5.00
0	1	4.31	0.55	0.03	0.00	5.00	4.71	5.00
1	0	4.31	0.55	0.03	0.00	5.00	4.71	5.00
1		0.01		THE REAL PROPERTY.	The same of the last of the la	A STATE OF THE PARTY OF THE PAR	The second second	

<u>Calculation</u>:

NM(0): When all input 1, $V_2 + V_3 = 1.16 + 0.58 = 1.74$

50, NM(0) =
$$-(5-1.74)$$

= -3.26 V

NM(1):

From the experiment, when at least one input is 1, $V_2 = 0.03 \text{ V}$.

NM(1) = (1-0.03) V= 0.97 V.

Discussion: In this experiment, we worked on a TTL NAND Grate with totem-pole output. We measured voltage of different point of the circuit and observe that voltage. Last of all, we measured the NM(0) and NM(1).

The transfer of the second second