{"payload":{"header_redesign_enabled":false,"results":[{"id":"561447434","archived":false,"color":"#DAE1C2","followers":0,"has_funding_file":false,"hl_name":"iamazizhaider/Single_Cycle_RiscV_Processor","hl_trunc_description":"This project was designed to run on Nexys A7 Artix-7 FPGA Trainer Board. This processor written in System Verilog can run I-Type, R-Type,…","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":561447434,"name":"Single_Cycle_RiscV_Processor","owner_id":76645480,"owner_login":"iamazizhaider","updated_at":"2022-11-03T18:01:22.318Z","has_issues":true}},"sponsorable":false,"topics":["risc-v","single-cycle-processor"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":57,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aiamazizhaider%252FSingle_Cycle_RiscV_Processor%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/iamazizhaider/Single_Cycle_RiscV_Processor/star":{"post":"v2B8QtlJn3L4SgkWpUrqV0Y64NVAiw5hQlbpRTY4MqSe7EYz6FD_0WF45WAPLT7wJyFFNG__T5KgIQKF1RZ4fw"},"/iamazizhaider/Single_Cycle_RiscV_Processor/unstar":{"post":"MrTUCaM-izso-_wNuoTlQlZQbOuXNSVY2aQxO01NC3j8OBhvEuScDs3dy2lkXSj1jpzh7rhLxNfPjb4nQAPMug"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"KMXXwLEdIFaqyN2vsR2Swmb12vWH75OQ5jBr1ZQjJO_0QyvgVw99zH_95kexkBHTtRyz63lEOOcVuBAbet0BJQ"}}},"title":"Repository search results"}