### Computer Organization

### [Introduction to VIVADO]

Hunjun Lee (<u>hunjunlee7515@snu.ac.kr</u>), Sunghwa Lee High Performance Computer Systems (HPCS) Lab.


March 6<sup>th</sup>, 2018

### 1. Go to Xilinx Website

Use below link:

https://www.xilinx.com/support/download.html

#### Downloads



**Production Devices** 

Answers

2017.4.1 - Vivado Known Issues and Release notes

### 2. Download Vivado HLx 2016.4: WebPACK and Editions

### Vivado Design Suite - HLx Editions - 2016.4 Full Product Installation

#### Version

2017.4

2017.3

2017.2

2017.1 2016.4

Archive

★ Vivado HLx 2016.4: WebPACK and Editions - Windows Self Extracting Web Installer (EXE - 50.44 MB)
MD5 SUM Value: 68c988206d6d17af24f2a1137a452fff

♣ Vivado HLx 2016.4: WebPACK and Editions - Linux Self Extracting Web Installer (BIN - 80.67 MB) MD5 SUM Value: a70505f62ad81db88ab636def9951628

★ Vivado HLx 2016.4: All OS installer Single-File Download (TAR/GZIP - 20.59 GB)
MD5 SUM Value: ffe1026646632f1a6bd1ce0d4d2e52d6

#### ▲ Important Information


#### Having trouble downloading?

The download links above require the installation and use of a browser-based (plug-in) download manager. Your company's policy and/or firewall settings may not permit the download manager to be installed or operate properly. If you wish to bypass the use of the Xilinx download manager, please see AR#68334.

In this guide, we assume you are using Microsoft Windows 10. You may want to use other distributions (e.g., linux), but we recommend to use Windows, because we will use Windows 10 for grading.

You may also download newer versions of WebPACK edition, but we encourage downloading the given version.


### 2-1. Sign in the Xilinx account. If you don't have the account, the you should create your account.




You should create account with SNU email address to get full license


### 3. Execute Xilinx setup file






### 4. 5. Press Next







### 6. Check three "I Agree"s, and press next




### 7. Choose WebPack Edition (It's free!!)



### 8. Press next



### 9. Press next




### 10. Press "Install"



### 11. Wait until installing is finished.



### 12. Finish!





### 13. License Manager: Check "Get Free ISE WebPack ISE/Vivado or PetaLinux License", and click "Connect Now".




You may open License Manager manually

### 14. Create a Vivado WebPACK license.







### 15. Select licenses and Download it




### 16. Load License



### 17. Copy License




### 18. Check License Status (FINISH)



### TroubleShooting

### 1. Visual C++ 2012 modify setup problem

In some situations, Visual C++ 2012 Redistributable problem occurs after executing Vivado




### 2. Visual C++ 2012 modify setup problem

Change C:/Xilinx/Vivado/<version.no>/tps/win64/xvcredist.exe to C:/Xilinx/Vivado/<version.no>/tps/win64/xvcredist\_.exe




How to make a project

### 1. Run Vivado and create new project




Enter a project name

### 2. Create a new project



Choose RTL Project



#### Choose Parts/Boards

• We don't use any boards in this course, so just ignore this part and press next.

### 3. Create a new project



## Simple Verilog Tutorial using Vivado


### Counter

- 4-bit synchronous up-counter
- That is, the counter is incremented when the clock signal is positive edge.




### 1. Add Design Sources


Click Add Sources



### 2. Add Design Sources








- 1. Click Create File
- 2. Enter file name ("hello\_world")
- 3. Click Finish


### 3. Add Design Sources

• Change module name and enter I/O Port Deifinitions



### 4. Write code

### (\* Copy this code and paste it \*)



```
`timescale 1ns / 100ps


module counter (input clock, input reset, input enable, output [3:0] out);
    reg [3:0] out;

    initial begin
    end

always @(posedge clock) begin
    if (enable == 1'b1) begin
        if (reset == 1'b1)
              out <= 4'b0000;
        else begin
              out <= out+1;
        end
    end
end
endmodule
```


### 5. Write down your testbench

• To test the counter, a testbench file is needed.



### 6. Add a testbench source (Click add sources)





### 7. Write code


# A process Colomic Analysis processor control of the British Analysis of the Colomic Analysis of the Co

### (\* Copy this code and paste it \*)


```
module hello world tb();
          reg clock_r, reset_r, enable_r;
          wire [3:0] counter out;
          initial begin
                    $display ("time\t clk reset enable counter");
smonitor ("%T\t %b reset_r, enable_r, counter_out);
                                                   %b
                                                             %b", $time, clock r,
                    clock r <= 1;
                    reset r <=0;
                    enable r <= 0;
                    #5 enable r <= 1;
                    #5 reset_r <=1;
                    #10 reset r <= 0;
                    #100 enable r <= 0;
                    #5 $finish;
          end
          always begin
                    #5 clock r <= ~clock r;
          end
          counter U_counter (clock_r, reset_r, enable_r, counter_out);
```

endmodule

### 8. Run Simulation!



### 9. Run simulation



### 10. Check the result

