

# Lecture 6:

## Microcontrolled Multi-Cycle CPU Implementation

Jangwoo Kim (Seoul National University)

[jangwoo@snu.ac.kr](mailto:jangwoo@snu.ac.kr)

# Announcement #1

## ◆ Final Exam

- 4/20 (Fri), 4/23 (Mon), 4/24 (Tues), or 4/25 (Wed)...?
  - 6:30pm to as long as it takes..

## ◆ Homework #2

- To be posted soon.
- Due: 4/12

## ◆ Q&A board

- Please appreciate your TAs!
  - Super-busy graduate students are babysitting you!


# Single-Cycle Implementation

- ◆ Matches naturally with the sequential and atomic semantics inherent to most ISAs
  - Instantiate programmer-visible state one-for-one
  - Map instructions to a combinational next-state logic
  
- ◆ But, contrived and inefficient
  - All instructions run **as slow as the slowest instruction**
    - Which one?
  - Must provide the worst-case combinational resource in parallel as required by any instruction
  
- ◆ Not necessarily the simplest way to implement an ISA

**Gets much worse for a CISC ISA**



# Single-Cycle Implementation



# Single-Cycle Datapath Analysis

## ◆ Assume

- Memory units (read or write): 200 ps (=0.2 nano-sec)
- ALU (add op) : 100 ps
- Register file (read or write): 50 ps
- Other combinational logic: 0 ps


steps	IF	ID	EX	MEM	WB	Delay
resources	mem	RF	ALU	mem	RF	
R-type	200	50	100		50	400
I-type	200	50	100		50	400
LW	200	50	100	200	50	600
SW	200	50	100	200		550
Branch	200	50	100			350
Jump	200					200

# Multi-Cycle Implementation: Ver 1.0

- ◆ Let's make each instruction type take **only as much time as it needs**
- ◆ Idea
  - Run a 50ps clock
  - Let each instruction type take as many clock cycles as needed
  - Programmer-visible state only updates **at the end of an instruction's cycle-sequence**
  - An instruction's effect is still purely combinational from PVS (program visible state) to PVS


A more realistic alternative to the “variable-length” clock design in the textbook

# Multi-Cycle Datapath: Ver 1.0



# Sequential Control: Ver 1.0

## Mealy FSM




## What about the rest of the control signals?



# MicroSequencer: Ver 1.0

- ◆ ROM as a combinational logic lookup table to make FSM



# Microcoding: Ver 1.0

state label	control flow	conditional targets				
		R/I-type	LW	SW	Br	Jump
IF <sub>1</sub>	next	-	-	-	-	-
IF <sub>2</sub>	next	-	-	-	-	-
IF <sub>3</sub>	next	-	-	-	-	-
IF <sub>4</sub>	go to	ID	ID	ID	ID	IF <sub>1</sub>
ID	next	-	-	-	-	
EX <sub>1</sub>	next	-	-	-	-	
EX <sub>2</sub>	go to	WB	MEM <sub>1</sub>	MEM <sub>1</sub>	IF <sub>1</sub>	
MEM <sub>1</sub>	next	-	-	-		
MEM <sub>2</sub>	next	-	-	-		
MEM <sub>3</sub>	next	-	-	-		
MEM <sub>4</sub>	go to	-	WB	IF <sub>1</sub>		
WB	go to	IF <sub>1</sub>	IF <sub>1</sub>			

“More systematic approach” to FSM sequencing/control

# Micro-code controller

## ◆ A small processor for sequencing and control purpose


- Control states are like  $\mu$ PC
- $\mu$ PC indexed into a  $\mu$ program ROM to select an  $\mu$ instruction
- Well-formed control-flow architecture
- Fields in the  $\mu$ instruction maps to control signals

Why not also support  
 $\mu$ program-visible states?

## ◆ Smart microcontrollers

have been built already!

- Some  $\mu$ controllers supported full-scale ISAs
- Using  $\mu$ ISAs for CISC machines inspired RISC ISA



# Performance Analysis

- ◆  $T_{\text{wall-clock}} = \# \text{ of instructions} \times \text{CPI} \times T_{\text{clk}}$ 
  - “# of instruction” is fixed for a given ISA and application

- ◆ For a fixed ISA and application, we can compare

$$T_{\text{avg-inst}} = \text{CPI} \times T_{\text{clk}}$$

or

$$\text{MIPS} = \text{IPC} \times f_{\text{clk}}$$

Million instructions  
per second

Instructions per cycle

Frequency in MHz

# Performance Analysis


- ◆ Single-Cycle Implementation ( $\text{MIPS} = \text{IPC} \times f_{\text{clk}}$ )  
 $1 \times 1,667\text{MHz} = 1667 \text{ MIPS}$  // 600ps clock period

If 1 clock == 12  $\mu\text{clock}$

- ◆ Multi-Cycle Implementation = **2235 MIPS !!**  
 $\text{IPC}_{\text{avg}} \times 20,000 \text{ MHz}$       **What is average IPC?**


- ◆ Assume: 25% LW, 10% SW, 45% ALU, 15% Branch and 5% Jumps
  - Weighted arithmetic mean (WAM) of CPI
    - $0.25 \times 12 + 0.1 \times 11 + 0.45 \times 8 + 0.15 \times 7 + 0.05 \times 4 = 8.95$
  - **Weighted harmonic mean (WHM) of IPC =  $1/\text{CPI} = 0.1117$**

# Reducing Datapath by Resource Reuse



Previous example of reuse by mutually exclusive conditions


# Reducing Datapath (ALU) by Sequential Reuse



Instruction Register (IR)

But, must create timing difference between IF/ID and  $PC = PC + 4$


# Removing Redundancies



We can use single memory & register by creating **timing differences** with proper controls.



# Control Points



# New Sequential Control Signals

	When De-asserted	When asserted
ALUSrcA	1 <sup>st</sup> ALU input from <b>PC</b>	1 <sup>st</sup> ALU input from 1 <sup>st</sup> <b>RF</b> read port (latched in <b>A</b> )
IorD	<b>PC</b> supplies memory address (of instruction)	<b>ALUOut</b> supplies memory address (of data)
IRWrite	<b>IR</b> latching disabled	<b>IR</b> latching enabled
PCWrite	no effect	<b>PC</b> latching enabled unconditionally
PCWriteCond	no effect	<b>PC</b> latching enabled only if branch condition is satisfied

*When both **PCWrite** and **PCWriteCond** are de-asserted, **PC** latching is disabled*

# New Sequential Control Signals

signal		effect
ALUSrcB[1:0]	00	2 <sup>nd</sup> ALU input from 2 <sup>nd</sup> <b>RF</b> read port (latched in <b>B</b> )
	01	2 <sup>nd</sup> ALU input is 4 (for PC increment)
	10	2 <sup>nd</sup> ALU input is sign-extended " <b>IR[ 15:0 ]</b> " (for # data)
	11	2 <sup>nd</sup> ALU input is sign-extended " <b>IR[ 15:0 ],00</b> " (for branching)
PCSource[1:0]	00	next <b>PC</b> from ALU
	01	next <b>PC</b> from <b>ALUOut</b>
	10	next PC from <b>IR</b> (jump target)

# Old Control Signals (similar to single-cycle)

	When De-asserted	When asserted
RegDest	RF write select according to IR[20:16]	RF write select according to IR[15:11]
RegWrite	RF write disabled	RF write enabled
MemRead	Memory read disabled	Memory read port return load value
MemWrite	Memory write disabled	Memory write enabled
MemtoReg	Steer ALU result (latched in ALUOut) to RF write port	steer memory load result (latched in MDR) to RF write port

# Synchronous Register Transfers

- ◆ Synchronous state with latch enabled by control
  - **PC, IR, RF, MEM**
- ◆ Synchronous state that always latch
  - **A, B, ALUOut, MDR**
- ◆ Now we can explain all possible combinational “**Register Transfers**” in the datapath!
- ◆ For example starting from **PC**
  - **$IR \leftarrow MEM[PC]$**  // flow from PC to IR  
requires **lorD=0, MemRead=1, IRWrite=1**
  - **$PC \leftarrow PC, JumpTarget$**  // flow from IR to PC  
requires **PCWrite=1, PCSource=2'b10**
  - **$PC \leftarrow PC + ALUSrcB$**  requires ?
  - **$MDR \leftarrow MEM[PC]$**  requires ?
  - **$ALUOut \leftarrow PC + ALUSrcB$**  requires ?

.....

# Useful Register Transfers

- ◆  $PC \leftarrow PC+4$
- ◆  $PC \leftarrow ALUOut$  (if PCWriteCond is asserted)
- ◆  $PC \leftarrow PC[31:28], IR[25:0], 2'b00$
- ◆  $IR \leftarrow MEM[PC]$
- ◆  $A \leftarrow RF[IR[25:21]]$
- ◆  $B \leftarrow RF[IR[20:16]]$
- ◆  $ALUOut \leftarrow A + B$
- ◆  $ALUOut \leftarrow A + \text{sign-extend}(IR[15:0])$
- ◆  $ALUOut \leftarrow PC + (\text{sign-extend}(IR[15:0]) \ll 2)$
- ◆  $MDR \leftarrow MEM[ALUOut]$
- ◆  $MEM[ALUOut] \leftarrow B$
- ◆  $RF[IR[15:11]] \leftarrow ALUOut$
- ◆  $RF[IR[20:16]] \leftarrow ALUOut$
- ◆  $RF[IR[20:16]] \leftarrow MDR$


Which control signals  
to assert/de-assert ?

# RT Sequencing: R-Type ALU

- ◆ IF
  - $IR \leftarrow MEM[PC]$
  - $PC \leftarrow PC + 4$
- ◆ ID
  - $A \leftarrow RF[IR[25:21]]$
  - $B \leftarrow RF[IR[20:16]]$
- ◆ EX
  - $ALUOut \leftarrow A + B$
- ◆ MEM
  -
- ◆ WB
  - $RF[IR[15:11]] \leftarrow ALUOut$

```
if MEM[PC] == ADD rd rs rt
    GPR[rd] ← GPR[rs] + GPR[rt]
    PC ← PC + 4
```


# RT Datapath Conflicts



Can utilize each resource only once per control step (cycle)



# RT Sequencing: R-Type ALU



# RT Sequencing: LW

- ◆ IF
  - $IR \leftarrow MEM[PC]$
  - $PC \leftarrow PC + 4$
- ◆ ID
  - $A \leftarrow RF[IR[25:21]]$
  - $B \leftarrow RF[IR[20:16]]$
- ◆ EX
  - $ALUOut \leftarrow A + \text{sign-extend}(IR[15:0])$
- ◆ MEM
  - $MDR \leftarrow MEM[ALUOut]$
- ◆ WB
  - $RF[IR[20:16]] \leftarrow MDR$

```
if MEM[PC] == LW rt offset16 (base)
    EA = sign-extend(offset) + GPR[base]
    GPR[rt] ← MEM[ translate(EA) ]
    PC ← PC + 4
```

# RT Sequencing: Branch

## ◆ IF

- $IR \leftarrow MEM[PC]$
- $PC \leftarrow PC + 4$

## ◆ ID

- $A \leftarrow RF[IR[25:21]]$
- $B \leftarrow RF[IR[20:16]]$
- $ALUOut \leftarrow PC + (\text{sign-extend}(IR[15:0]) \ll 2)$

## ◆ EX


- $PC \leftarrow ALUOut$  (only if condition is met)

## ◆ MEM

## ◆ WB


```
if MEM[PC]==BEQ rs rt immediate16
    target = PC + sign-extend(immediate) × 4 + 4
    if GPR[rs]==GPR[rt] then    PC ← target
    else                        PC ← PC + 4
```

# Combined RT Sequencing




RTs in each state corresponds to some setting of the control signals

# Horizontal Microcode



# Vertical Microcode



[Based on figures from P&H CO&D,  
COPYRIGHT 2004 Elsevier. ALL RIGHTS  
RESERVED.]

Inputs from instruction  
register opcode field

If done right (i.e.,  $m \ll n$ , and  $m \ll k$ ), two ROMs together ( $2^n \times m + 2^m \times k$  bit) should be smaller than horizontal microcode ROM ( $2^n \times k$  bit)

# Microcoding for CISC

- ◆ Can we extend the  $\mu$ controller and datapath ?
  - To support a new instruction I haven't thought of yet
  - To support a complex instruction, e.g. polyf
- ◆ Yes, and probably more
  - If I can sequence an arbitrary RISC instruction, then I can sequence an arbitrary "RISC program" as a  $\mu$ program sequence
  - Will need some  $\mu$ ISA state (e.g. loop counters) for more elaborate  $\mu$ programs
  - More elaborate  $\mu$ ISA features also make life easier
- ◆  $\mu$ coding allows very simple datapath to do very powerful computation
  - A datapath as simple as a Turing machine is universal
  - $\mu$ code enables a minimal datapath to emulate any ISA you like (with a very large slow down)

# Nanocode and Millicode

## ◆ Nanocode

- Another level **below**  $\mu$ code
- $\mu$ programmed control for sub-systems (e.g., a complicated floating-point module) that acts as a slave in a  $\mu$ controlled datapath
- e.g., The **polyf** sequence may be generated by a separate nanocontroller in the FPU  $\rightarrow$  more-fine grained coding

## ◆ Millicode

- A level **above**  $\mu$ code
- ISA-level subroutines hardcoded into a ROM that can be called by the  $\mu$ controller to handle really complicated operations  
e.g., To add **polyf** to MIPS ISA, one may code up **polyf** as a software routine that is called by the  $\mu$ controller when the **polyf opcode** is decoded  $\rightarrow$  "Instruction emulation"


- ◆ In both cases, we don't complicate the  $\mu$ controller for **polyf** support

**The power of abstractions!!**




# Nanocode Example

a “**m**coded” processor implementation



We refer to this as “**nanocode**” when a **m**coded subsystem is embedded in a **m**coded system

a “**m**coded” FPU implementation



Now you know how to design  
a microcontrol-based multi-cycle CPU.

# Question?

*Announcements: Homework #2 will be posted soon.*

*Reading: Finish reading P&H Ch.4*

*Handouts: None*