
Computer Organization

Single-cycle CPU

Eunjin Baek, Pyeongsu Park High Performance Computer System (HPCS) Lab April 3rd, 2018

Goals

- Understand the basic CPU structure.
- Understand the roles of the datapath and the control unit.
- Implement a single-cycle CPU in Verilog.




CPU structure: ISA

- Instruction Set Architecture (ISA)
 - Programmer visible state
 - User manual of the computer
- We will use **TSC ISA** instead of complicated MIPS ISA
 - 16-bit RISC ISA
 - Similar to MIPS, but more simplified
 - Refer to the manual on the eTL board

TSC ISA

- Instruction types
 - R, I, and J-format
 - Similar to MIPS




CPU structure: TSC ISA

- Instruction opcodes
 - Refer to the manual!

Opcode	Function Code	Format
15	0	R
15	1	R
15	2	R
15	3	R
15	4	R
15	5	R
15	6	R
15	7	R
4	_	I
5	-	I
6	-	I
15	27	R
15	28	R
7	-	I
8	-	I
	15 15 15 15 15 15 15 15 15 4 5 6 15 15 7	15 0 15 1 15 2 15 3 15 4 15 5 15 6 15 7 4 - 5 - 6 - 15 27 15 28 7 -

How to Make CPU?




- Generally, CPU consists of two major components
 - Datapath (black boxes/lines) Units in the path of data
 - Control Unit (orange boxes/lines) Units which direct operations

Datapath

- Datapath
 - Calculation: ALU
 - Data management: Register, Memory
- ❖ Register file (RF)
 - Read should be asynchronous to the clock. If you implement the RF synchronously, please change your design for the following projects.
- Chapter 4 of the textbook will be helpful to understand it @

Control



- Control unit
 - Decodes instruction
 - Generate the control signals for the datapath

Assignment

- Implement a *single-cycle* TSC CPU.
 - A CPU that executes one instruction per cycle
 - A datapath for 16-bit CPU with four registers
 - A control unit to generate control signals used by the datapath
 - At this time, it has only five instructions (ADD, ADI, LHI, JMP, WWD)
- The datapath & the control unit should be clearly separated
 - Build them as two separate modules and connect them in the top module!
 - Control signals should transfer information between the datapath and the control unit.

Tips: Implementation


- We provide CPU skeleton code
 - Please refer to the comments for usages

Tips: Implementation

```
// for debuging purpose
output [`WORD_SIZE-1:0] num_inst; // number of instruction during execution
output [`WORD_SIZE-1:0] output_port; // this will be used for a "WWD" instruction
```

- output num_inst
 - The number of instructions during an execution
 - For this project, you need to increment it for every posedge clock signals
- output output_port
 - Used only for WWD instructions
 - WWD instructions [WWD \$rs] operates output port ← \$rs
- Testbench checks num_inst and output_port
 - Please refer to the given testbench file

Tips: Implementation



- Make your own "Datapath & ControlUnit" modules
 - The datapath module should contain an ALU module (Project 1) and a register file (Project 2)
 - The CPU module includes the datapath & the control unit modules

Tips: Testbench

```
// model the read process for the memory device
assign data = readM ? outputData : `WORD_SIZE'bz;
always begin
  outputData = `WORD_SIZE'bz;
#`PERIOD1;
forever begin
  wait (readM == 1);
  #`READ_DELAY;
  outputData = memory[address];
  inputReady = 1;
  #(`STABLE_TIME);
  outputData = `WORD_SIZE'bz;
  inputReady = 0;
end // of forever loop
end // of always block for memory read
```

- We also provide a testbench for the CPU module
 - It contains memory code and in-memory instructions for test-cases

Testbench: Memory model

```
data == outputData only when readM is 1.
assign data = readM ? outputData : `WORD_SIZE'bz;
always begin
 outputData = `WORD_SIZE'bz;
 #"PERTOD1:
 forever begin
   wait (readM == 1);
   #"READ_DELAY:
   outputData = memory[addrews];
   inputReady = 1;
   //$display("readM: %d, data %d", outputData, data);
   #(^STABLE_TIME);
   outputData = `WORD_SIZE'bz;
   inputReady = 0;
 end // of forever loop
end // of always block for memory ead
   ₩ readM

⅓ inputReady

                                       XOX
   🕶 outputData[15:0]
                                                      ZZZZ
   🔫 data[15:0]
   🛂 instruction [15:0]
                                                     6303
```

Testbench (In-memory instructions)

```
// store programs and data in the memory
initial begin

#'PERIOD1; // delay for a while

memory[0] = 16'h6000; // LHI $0, 0

memory[1] = 16'h6101; // LHI $1, 1

memory[2] = 16'h6202; // LHI $2, 2


memory[3] = 16'h6303; // LHI $3, 3

memory[4] = 16'hf01c; // WWD $0

memory[5] = 16'hf41c; // WWD $1

memory[6] = 16'hf81c; // WWD $2

memory[7] = 16'hfc1c; // WWD $3
```



Tcl console

- We provide a testcase code on the eTL board
 - TSC instructions in memory
 - You can modify the code to write your program
 - You can check the result on Tcl console
 - If you pass the testcase, then "PASS" is printed on the console

Thank You