Design Document: Functional Simulator for Subset of ARM instruction set

The document describes the design aspect of myARMSim, a functional simulator for subset of ARM instruction set.

# Input/Output

## Input

Input to the simulator is MEM file that contains the encoded instruction and the corresponding address at which instruction is supposed to be stored, separated by space. For example:

0x0 0xE3A0200A

0x4 0xE3A03002

0x8 0xE0821003

## Functional Behavior and output

The simulator reads the instruction from instruction memory, decodes the instruction, read the register, execute the operation, and write back to the register file. The instruction set supported is same as given in the lecture notes.

The execution of instruction continues till it reaches instruction “swi 0x11”. In other words as soon as instruction reads “0xEF000011”, simulator stops and writes the updated memory contents on to a memory text file.

The simulator also prints messages for each stage, for example for the third instruction above following messages are printed.

* Fetch prints:
  + “FETCH:Fetch instruction 0xE3A0200A from address 0x0”
* Decode
  + “DECODE: Operation is ADD, first operand R2, Second operand R3, destination register R1”
  + “DECODE: Read registers R2 = 10, R3 = 2”
* Execute
  + “EXECUTE: ADD 10 and 2”
* Memory
  + “MEMORY:No memory operation”
* Writeback
  + “WRITEBACK: write 12 to R1”

# Design of Simulator

## Data structure

Registers, memories, intermediate output for each stage of instruction execution are declared as global static. Being static, the variables are not visible outside the file, thus, make the data encapsulated in the myARMSim.cpp.

## Simulator flow:

There are two steps:

1. First memory is loaded with input memory file.
2. Simulator executes instruction one by one.

For the second step, there is infinite loop, which simulates all the instruction till the instruction sequence reads “SWI 0x11”.

Next we describe the implementation of fetch, decode, execute, memory, and write-back function.

Fetch : Fetch access the instruction corresponding to the given PC.

Decode : Using the Field bits, the simulator classifies the instruction into Data Processing,Data Transfer or Branching instruction. Then,according to the type of instruction, it extracts the opcodes and other bits (using bit-manipulation), printing the type of instruction at the same time. We have used a few global variables to avoid re-computation of the same values over and over again.

Execute: According to the type of instruction (DT,DP,B), the simulator performs the required operation. We have used an accumulator register ( represented by 'acc') to store intermediate results,to be accessed in later stages. In case of DP instructions,the 'acc' is accordingly updated (Eg. ADD r1,r2,r3 will store 'acc' with r2+r3). However,for CMP instruction, N and Z flags are updated (to be used in branching). For DT instructions, the corresponding memory is stored in the 'acc' register. For Branching instruction,the values set in the flags 'N' and 'Z' are used to determine if the condition is true or not.

Memory: In case of an LDR or STR instruction,the corresponding address is calculated (For LDR, read\_word() is called).For all other operations, no memory operation is performed.

Write-back: In this stage, the result (stored in 'acc') is stored into the result register(in DP) / memory (in STR). In other cases,the function prints 'No Writeback'.

NOTE : We have used an error statement to break out of the program if the value of PC exceeds the maximum possible. We have not updated the values of flags stored in C and V,as they have not been of any use in our implementation o the simulator. Apart from the required operations, we have also implemented LDR/STR with indirect addressing. We have also implemented indirect addressing for MOV as well.

# Test plan

We test the simulator with following assembly programs:

* Fibonacci Program
* Sum of the array of N elements. Initialize an array in first loop with each element equal to its index. In second loop find the sum of this array, and store the result at Arr[N].