

EC 5311 Digital IC Design: Assignment 5 Ring oscillator – post-layout extracted simulation

- 1. Draw a DRC and LVS clean layout of the CMOS inverter with the minimum delay from Assignment 3.
 - (a) Extract the parasitic values from the layout and find the delay of the inverter using the circuit:



- (b) Measure the delay including the layout parasitic of net Vout.
- 2. Using the inverter layout above, draw the layout of a seven stage ring oscillator shown below.



To ensure oscillation in the transient simulation, set the node $V_{out} = 0$ V initially using: .ic v(Vout)=0

- (a) Measure the oscillating frequency for $V_{DD}=1.8\mathrm{V}$ with the layout parasitics.
- (b) Plot the oscillating frequency and time period as a function of V_{DD} for $V_{DD} = 1$ V to 1.8V in steps of 0.1V.
- (c) Compare the frequencies against pre-layout simulation in Assignment 4.