
## EC 5311 Digital IC Design: Assignment 3 CMOS inverter - transient characteristics

1. Consider the static CMOS inverter shown below. It drives another identical inverter. The input  $V_{in}$  is a pulse between 0 and  $V_{DD}$ , with a rise and fall time equal to 5 ps and a pulse width of 250 ps. The output is  $V_{out}$ .



- (a) Set  $V_{DD}=1.8V$ . Assume that  $L_n=L_p=0.15\,\mu\mathrm{m}$  and  $W_n=0.42\,\mu\mathrm{m}$ . Obtain the delay for  $W_p=0.42\,\mu\mathrm{m},\,0.84\,\mu\mathrm{m},\,1.26\,\mu\mathrm{m}$ .
- (b) Set  $W_p$  so that delay is minimised. Plot the delay as a function of  $V_{DD}$  for  $V_{DD} = 1$ V to 1.8V in steps of 0.1V. How does it compare with analytical estimates?
- (c) Plot the measured and estimated energy-delay product as a function of  $V_{DD}$ . What is the optimum  $V_{DD}$ ?