Macro-Op Fusion: Your RISC-V Decoder Can Do More!

India Systems' Research Discussions

Karthik B K <karthik.bk@incoresemi.com>

September 3, 2022

InCore Semiconductors



Outline

- 1. About Me
- 2. Introduction
- 3. Measuring Performance
- 4. Chromite RISC-V: An Example
- 5. Optimisations to the Micro-Architecture
- 6. Examples
- 7. Fusion Decoder Unit



About Me



About Me

- B.Tech. from PES University, Bengaluru (pes.edu)
- RTL Design Engineer @ InCore Semiconductors (incoresemi.com)
- · Research Intern @ CHIPS (chips.pes.edu)
- I plan to do a PhD:)





Introduction







Illustration from Hennesy & Patterson, 3rd Ed.




 Interface between HW and SW






- Interface between HW and SW
- The 'language' your processor speaks





- Interface between HW and SW
- · The 'language' your processor speaks
- · x86, ARMv8, RISC-V





Measuring Performance




Iron Law of Performance

$$\frac{\text{Performance}}{\text{(seconds/program)}} = \frac{\text{cycles}}{\text{instr}} * \frac{\text{seconds}}{\text{cycles}} * \frac{\text{instr}}{\text{program}}$$



Iron Law of Performance





The Journey to Better Performance (Fixed ISA)

the culprits gcc compiler u-architect programmer what can they do better?



Chromite RISC-V: An Example




What is Chromite RISC-V?

- · Open-source core generator
- 6 stage in-order pipeline
- Highly configurable






Interacts with PC Gen stage and IMS






- Interacts with PC Gen stage and IMS
- · Decompresses all compressed instructions






- · Interacts with PC Gen stage and IMS
- Decompresses all compressed instructions
- · compressed: whether current instr is compressed






- Interacts with PC Gen stage and IMS
- Decompresses all compressed instructions
- compressed: whether current instr is compressed
- · align: present alignment 2/4 byte






- · Decodes the following artifacts:
 - · Operand indices: rd, rs1, rs2[, rs3]






- Decodes the following artifacts:
 - Operand indices: rd, rs1, rs2[, rs3]
 - · Immediate Value: produces a 32 bit value






- · Decodes the following artifacts:
 - · Operand indices: rd, rs1, rs2[, rs3]
 - · Immediate Value: produces a 32 bit value
 - · Operand type: xrf, frf






- Decodes the following artifacts:
 - · Operand indices: rd, rs1, rs2[, rs3]
 - · Immediate Value: produces a 32 bit value
 - · Operand type: xrf, frf
 - · Instruction Type: Arithmetic, Memory, Branch, etc





- · Decodes the following artifacts:
 - Operand indices: rd. rs1, rs2[, rs3]
 - · Immediate Value: produces a 32 bit value
 - · Operand type: xrf, frf
 - · Instruction Type: Arithmetic, Memory, Branch, etc
 - Function Opcode: re-encoded 7 bit field used by exec stage (ALU)











- In the decoder:
 - · Invisible traps emulation routines





- In the decoder:
 - · Invisible traps emulation routines
 - · Unroll instructions micro ops





- In the decoder:
 - · Invisible traps emulation routines
 - · Unroll instructions micro ops
 - · Combine instructions macro ops





- In the decoder:
 - · Invisible traps emulation routines
 - · Unroll instructions micro ops
 - · Combine instructions macro ops
 - · Superscalar only?
 - · micro caches for single issue





Optimisations to the Micro-Architecture





happens in decode stage



26/56

- happens in decode stage
- completely hidden from user



- · happens in decode stage
- completely hidden from user
- · can be split and combined in different stages



- happens in decode stage
- completely hidden from user
- · can be split and combined in different stages
- both increase performance



- happens in decode stage
- completely hidden from user
- · can be split and combined in different stages
- both increase performance
- Micro-Ops
 - splitting 1 instruction

- · Macro-Ops
 - combining multiple instructions



Micro- and Macro-Ops: What Are They?

- happens in decode stage
- · completely hidden from user
- · can be split and combined in different stages
- both increase performance
- Micro-Ops
 - splitting 1 instruction
 - can fetch 1 instruction

- Macro-Ops
 - combining multiple instructions
 - requires you to fetch more than vou can decode



Micro- and Macro-Ops: What Are They?

- happens in decode stage
- · completely hidden from user
- · can be split and combined in different stages
- both increase performance
- Micro-Ops
 - splitting 1 instruction
 - can fetch 1 instruction
 - x86 uses micro-ops very often
 - · XCHG (R,R/R,M) 3 operations

- Macro-Ops
 - combining multiple instructions
 - requires you to fetch more than you can decode
 - handled as 1 internal op



A question for the audience

How do Macro-Ops bring High Performance?



A question for the audience

How do Macro-Ops bring High Performance?

They can reduce the 'effective' instruction count.



Fetch more than you can decode



- Fetch more than you can decode
- Search instruction stream for possible matches



- Fetch more than you can decode
- Search instruction stream for possible matches
- · Search before cache-fill



- Fetch more than you can decode
- · Search instruction stream for possible matches
- Search before cache-fill
 - · single-issue core: search in cache instead



- Fetch more than you can decode
- Search instruction stream for possible matches
- · Search before cache-fill
 - · single-issue core: search in cache instead
- Compiler already does it for you



- Fetch more than you can decode
- Search instruction stream for possible matches
- · Search before cache-fill
 - · single-issue core: search in cache instead
- Compiler already does it for you
 - to what extent?



- Fetch more than you can decode
- Search instruction stream for possible matches
- Search before cache-fill
 - · single-issue core: search in cache instead
- · Compiler already does it for you
 - · to what extent?
- RVC + Macro-Op fusion CISC behaviour?





· Software emulation routine



- · Software emulation routine
- Decoder identifies presence of microtrap



- · Software emulation routine
- Decoder identifies presence of microtrap
- PC points to sw routine



- · Software emulation routine
- Decoder identifies presence of microtrap
- PC points to sw routine
- · Invisible traps? multi cycle, hidden from user



Examples



x86's Load Effective Address (LEA)

Consider the following piece of C code:

```
struct Point
{
int x;
int y;
}
```

```
A = points[i].y;
B = &points[i].y;
```

What is the disassembly? ^a

^aAssume ebx has array base addr, eax has 'i'.



x86's Load Effective Address (LEA)

Consider the following piece of C code:

```
struct Point
int x;
int v:
```

```
• What is the disassembly? a
```

```
• (A) mov edx. [ebx + 8*eax + 4]
```

A = points[i].v:= &points[i].v;

^aAssume ebx has array base addr, eax has 'i'.

x86's Load Effective Address (LEA)

Consider the following piece of C code:

```
struct Point
int x;
int y;
A = points[i].v:
 = &points[i].v:
```

- What is the disassembly? ^a
 - (A) mov edx. [ebx + 8*eax + 4]
 - (B) lea edx, [ebx + 8*eax + 4]
- · Broken down into:
 - slli rd, rs1, {1, 2, 3}
 - add rd, rd, rs2



^aAssume ebx has array base addr, eax has 'i'.

Some More Idioms

- Indexed loads: rd = array[offset]
 - · add rd, rs1, rs2
 - · ld rd, rs1, rs2

- Clear upper word: rd = rs1 & 0xfffffff
 - slli rd, rs1, 32
 - srli rd, rd, 32



Some More Idioms

- Indexed loads: rd = array[offset]
 - · add rd, rs1, rs2
 - · ld rd, rs1, rs2
- Fused indexed loads (with LEA)
 - slli rd, rs1, 1, 2, 3
 - · add rd, rs1, rs2
 - rd, 0(rd)

- Clear upper word: rd = rs1 & 0xffffffff
 - slli rd, rs1, 32
 - · srli rd, rd, 32
- Load immidiate: rd = imm[31:0]
 - · lui rd, imm[31:12]
 - addi rd, rd, imm[11:0]



Some Example Code

```
800010c4: 00391793
                              slli a5,s2,0x3
800010c8: 00f407b3
                              add a5,s0,a5
800010cc: 000cb683
                              ld a3,0(s9)
                              slli a5,s2,0x3
800010f4:
          00391793
800010f8: 00f407b3
                              add a5.s0.a5
800010fc: 008cb683
                              ld a3,8(s9)
80001124: 00391793
                              slli a5,s2,0x3
80001128: 00f407b3
                              add a5.s0.a5
8000112c: 010cb683
                              ld a3,16(s9)
```



Some Example Code

```
slli a5,s2,0x3
800010c8: 00f407b3
                              add a5.s0.a5
800010cc: 000cb683
                              ld a3,0(s9)
                              slli a5,s2,0x3
800010f4: 00391793
800010f8: 00f407b3
                              add a5.s0.a5
800010fc: 008cb683
                              ld a3,8(s9)
                              slli a5,s2,0x3
80001128: 00f407b3
                              add a5.s0.a5
8000112c: 010cb683
                              ld a3,16(s9)
```




Fusion Decoder Unit



XiangShan Processor

- up to six instructions from instruction buffer
- · set valid to false if fused
- · cannot enter decode buffer



Fusion Decoder Unit in XiangShan Processor



XiangShan Processor

Fusion Targets

Target	Instruction Pairs	Description	
szewl1	slli r1, r0, 32 + srli r1, r1, 31	left shift zero-extended word by 1 bit	
szewl2	slli r1, r0, 32 + srli r1, r1 30	left shift zero-extended word by 2 bits	
szewl3	slli r1, r0, 32 + srli r1, r1 29	left shift zero-extended word by 3 bits	
sh4add	slli r1, r0, 4 + add r1, r1, r2	left shift by 4 bits and add	
sr29add	srli r1, r0, 29 + add r1, r1, r2	right shift by 29 bits and add	
sr30add	srli r1, r0, 30 + add r1, r1, r2	right shift by 30 bits and add	
sr31add	srli r1, r0, 31 + add r1, r1, r2	right shift by 31 bits and add	
sr32add	srli r1, r0, 32 + add r1, r1, r2	right shift by 32 bits and add	
oddaddw	andi r1, r0, 1 + addw r1, r1, r2	add one if odd (in word format)	
orh48	andi r1, r0, -256 + or r1, r1, r2	or operation with high 48 bits	



XiangShan Processor

Evaluation Results of Coremark

feature	commited instr	cycle count	coremark/MHz
plain	36,833,874	15,108,897	6.70
fusion	34,999,666	14,840,832	6.82
"B" extension	31,220,576	13,563,862	7.47
"B" extension + fusion	30,151,534	13,485,735	7.51



OPEN FOR DISCUSSIONS

THANK YOU



Follow up question

What if the front-end fuses two instructions together to save decode, allocation, and commit bandwidth, but breaks them apart in the execution pipeline for critical path or complexity reasons?

