Logic Synthesis

Electronic Design Automation (Fall 2022)

Karthik B K <karthik.bk@incoresemi.com>

September 26 & 27

Outline

- 1. Introduction
- 2. Logic Synthesis Flow
- 3. Exploring ABC
- 4. Same thing using ESPRESSO A Heuristic Approach
- 5. Logic Synthesis using Yosys
- 6. Conclusion

Introduction

Behaviour -> Gate Level Implementation

- Behaviour -> Gate Level Implementation
- · Multiple Steps:

- Behaviour -> Gate Level Implementation
- · Multiple Steps:
 - Translation
 - Logic Optimization
 - · Technology Mapping

- Behaviour -> Gate Level Implementation
- · Multiple Steps:
 - Translation
 - Logic Optimization
 - Technology Mapping
- · High Level Synthesis
- Gate Level Synthesis

What is 'synthesizable'?

- · What is 'synthesizable'?
 - · Anything that can be represented in boolean forms

- · What is 'synthesizable'?
 - · Anything that can be represented in boolean forms
- · Objects to be synthesized

- · What is 'synthesizable'?
 - Anything that can be represented in boolean forms
- · Objects to be synthesized
 - · Boolean functions
 - · State Machines

- · What is 'synthesizable'?
 - Anything that can be represented in boolean forms
- · Objects to be synthesized
 - Boolean functions
 - State Machines
- · How do you know if it's done correctly?

- · What is 'synthesizable'?
 - Anything that can be represented in boolean forms
- Objects to be synthesized
 - Boolean functions
 - State Machines
- How do you know if it's done correctly?
 - Gate level equivalence checking

Logic Synthesis Flow

Steps in Logic Synthesis



Logic Synthesis Flow

Exploring ABC

Installing ABC

```
$ git clone https://github.com/berkeley-abc/abc.git
$ cd abc; make -j$(nproc)
```

And-Invert Graphs

Represented in terms of AND and INV only

And-Invert Graphs

- Represented in terms of AND and INV only
- Try it out! a'b + ab + a(a' + b)

And-Invert Graphs

- · Represented in terms of AND and INV only
- Try it out! a'b + ab + a(a' + b)
- · Oh wait this seems complex. let's slow down!

Truth Table Optimisations - 2 level

- · What is a truth table?
 - tells the truth of a function (in terms of inputs)


Truth Table Optimisations - 2 level

- · What is a truth table?
 - tells the truth of a function (in terms of inputs)
 - write a simple one (and it's kmap)


Truth Table Optimisations - 2 level

- · What is a truth table?
 - tells the truth of a function (in terms of inputs)
 - write a simple one (and it's kmap)
 - · let's understand this, and optimize it


· Write an FSM




- Write an FSM
- · Write it's boolean form



- · Write an FSM
- · Write it's boolean form
- · Break it down



- · Write an FSM
- · Write it's boolean form
- Break it down
- Convert it to NAND2



Same thing using ESPRESSO - A Heuristic Approach

- · Two level
 - · AND plane
 - · OR plane
 - Goal is to reduce num. of AND gates and their inputs.
- Multi level
 - · let's not get into this for now:)

- · Two level
 - · AND plane

- Two level
 - · AND plane
 - · OR plane

- Two level
 - · AND plane
 - · OR plane
 - · Goal is to reduce num. of AND gates and their inputs.

- · Two level
 - · AND plane
 - · OR plane
 - Goal is to reduce num. of AND gates and their inputs.
- Multi level
 - · let's not get into this for now:)

Two-Level Minimisation

· Steps:

Two-Level Minimisation

- · Steps:
 - · EXPAND expand this cover

Two-Level Minimisation

- · Steps:
 - · EXPAND expand this cover
 - · IRREDUNDANT keep only essential ones

Two-Level Minimisation

- · Steps:
 - EXPAND expand this cover
 - · IRREDUNDANT keep only essential ones
 - · REDUCE shrink this cover

Two-Level Minimisation

- · Steps:
 - EXPAND expand this cover
 - IRREDUNDANT keep only essential ones
 - · REDUCE shrink this cover
- Until timeout or stable covers are obtained¹

¹Multiple times - Heuristic Approach

A detailed explaination using k-maps

- k-maps as cubes
- · live example

35/46

An example from RISC-V instruction decoder

- show op_addr_mask from decode_box
- show abc script in misc/ from decode_box

36/46

Logic Synthesis using Yosys

Install and Setup Yosys

```
$ git clone https://github.com/YosysHQ/yosys.git
$ cd yosys; make -j$(nproc); sudo make install
```

yosys> read -sv design_name.v /* Read using verilog frontend */

```
yosys> read -sv design_name.v /* Read using verilog frontend */
yosys> hierarchy -top design_name /* set the top module */
```


```
yosys> read -sv design_name.v /* Read using verilog frontend */
yosys> hierarchy -top design_name /* set the top module */
yosys> proc /* convert always blocks to netlist elements */
```

```
yosys> read -sv design_name.v /* Read using verilog frontend */
yosys> hierarchy -top design_name /* set the top module */
yosys> proc /* convert always blocks to netlist elements */
yosys> techmap /* map to generic (internal) library */
```

```
yosys> read -sv design_name.v /* Read using verilog frontend */
yosys> hierarchy -top design_name /* set the top module */
yosys> proc /* convert always blocks to netlist elements */
yosys> techmap /* map to generic (internal) library */
yosys> write_verilog synth.v /* write the netlist */
```

```
yosys> read -sv design_name.v /* Read using verilog frontend */
yosys> hierarchy -top design_name /* set the top module */
yosys> proc /* convert always blocks to netlist elements */
yosys> techmap /* map to generic (internal) library */
yosys> write_verilog synth.v /* write the netlist */
yosys> dfflibmap -liberty my library.lib /* map seg elements */
```

```
yosys> read -sv design_name.v /* Read using verilog frontend */
yosys> hierarchy -top design_name /* set the top module */
yosys> proc /* convert always blocks to netlist elements */
yosys> techmap /* map to generic (internal) library */
yosys> write_verilog synth.v /* write the netlist */
yosys> dfflibmap -liberty my_library.lib /* map seq elements */
yosys> abc -liberty my library.lib /* map comb cells */
```



Conclusion

Conclusion

Use opensource tools (!!)

OPEN FOR DISCUSSIONS

THANK YOU