Embedded Hardware Systems Design Practical

<u>Task description</u> - Implement a Conv2D operator and then utilize it to implement a Convolutional layer. The implementation should be tested on an Ultra96 board using a test dataset. Furthermore, precision scaling would be considered to explore accuracy-performance trade-offs. Both HDL and HLS can be used for the implementation.

<u>VIVADO HLS</u> - For this task I used custom IP, which performs convolution operation and has parameters like Image and kernel matrix size, stride and padding using Vivado HLS software. I choose HLS as it is easy and convenient to compile, simulate, debug and optimise algorithm implement in C/C++. The parameters are fixed but can be changed in the header file according to the requirements and again export the IP.

```
## header.h ## ## header.h ## ## header.h ## ## header.h ## ## ## header.h ## ## header.h ## ## header.h ## header
```

- The data is read and sent by IP using AXI input stream and AXI output stream channels create using below pragmas.
 - #pragma HLS INTERFACE ap_ctrl_none port=return
 - #pragma HLS INTERFACE axis register both port=data_in
 - #pragma HLS INTERFACE axis register both port=data_out
- Image and kernel matrix are created and fed in values using stream input. Then padding is applied to the input image matrix. Then the convolution operation is carried out as below and then output image is sent via stream output channel.

```
// Read data for Input Image Matrix
                                                         // Read data for Kernal Matrix
L1 Image Matrix: for(i=0; i < image size; i++){
                                                          L1 Kernal Matrix: for(i=0; i < kernal size; i++){
   L2 Image Matrix: for(j=0; j < image_size; j++){
                                                              L2 Kernal Matrix: for(j=0; j < kernal size; j++){
        local_stream = data_in.read();
                                                                  local_stream = data_in.read();
        input mat[i][j] = local stream.data;}}
                                                                  kernal mat[i][j] = local stream.data;}}
    // Convolution operation
    C1: for (i = 0; i < output size; ++i) {
        C2: for (j = 0; j < output_size; ++j) {</pre>
            output_image[i][j] = 0;
            C3: for (m = 0; m < kernal_size; ++m) {
                C4: for (n = 0; n < kernal size; ++n) {
                    output image[i][j] += padded image[i * stride + m][j * stride + n] * kernal mat[m][n]; } } } }
      // Output stream the result
      output loop 1: for(i=0; i < output size; i++){
         output loop 2: for(j=0; j < output size; j++){
              local stream.data = output image[i][j];
                  // Last signal and the strobe signal
                  if((i==output size-1) && (j==output size-1))
                     local_stream.last = 1;
                     local stream.last = 0;
                  data out.write(local stream);}}
```


- 2 different types of IP were implemented and their performance were compared. One was without any optimisations using directives and other was fully optimised. For optimisation, I used following pragmas.
 - #pragma HLS LOOP_FLATTEN Allows nested loops to be flattened into a single loop hierarchy with improved latency. This saves clock cycles, potentially allowing for greater optimization of the loop body logic.
 - #pragma HLS LOOP_MERGE It merges consecutive loops into a single loop to reduce overall latency, increase sharing, and improve logic optimization. Reduces the number of clock cycles required in the RTL to transition between the loop-body implementations.
 - #pragma HLS PIPELINE II=5 A pipelined function or loop can process new inputs every 5 clock cycles, where 5 is the II (initiation interval) of the loop or function. It allows the concurrent execution of operations.


```
// Read data for Input Image Matrix
                                                            // Read data for Kernal Matrix
L1_Image_Matrix: for(i=0; i < image_size; i++){
                                                              L1 Kernal Matrix: for(i=0; i < kernal size; i++){
    L2 Image Matrix: for(j=0; j < image size; j++){
                                                                  #pragma HLS LOOP MERGE
        #pragma HLS LOOP FLATTEN
                                                                  L2 Kernal Matrix: for(j=0; j < kernal size; j++){
        local_stream = data_in.read();
                                                                      local stream = data in.read();
        input_mat[i][j] = local_stream.data;}}
                                                                     kernal_mat[i][j] = local_stream.data;}}
 // Convolution operation
 C1: for (i = 0; i < output_size; ++i) {
     C2: for (j = 0; j < output_size; ++j) {
    #pragma HLS PIPELINE II=5</pre>
         output_image[i][j] = 0;
         C3: for (m = 0; m < kernal_size; ++m) {</pre>
             C4: for (n = 0; n < kernal_size; ++n) {
                       output_image[i][j] += padded_image[i * stride + m][j * stride + n] * kernal_mat[m][n]; } } } }
 // Output stream the result
 output_loop_1: for(i=0; i < output_size; i++){
     #pragma HLS LOOP MERGE
     output loop 2: for(j=0; j < output size; j++){
         local_stream.data = output_image[i][j];
             // Last signal and the strobe signal
             if((i==output size-1) && (j==output size-1))
                 local_stream.last = 1;
                 local stream.last = 0;
             data_out.write(local_stream);}}
```

Optimized code

Analysing both design after synthesis

Table -1 Comparison between both design





VIVADO Design suite - For this task I used Xilinx AXI DMA and controlled it from PYNQ using Jupiter notebook. DMA allows to stream data from memory to an AXI stream interface. This is called READ channel of the DMA. It can also read data from an AXI stream and write it back to memory using WRITE channel.

- This DMA is connected to Zynq Processing Subsystem (PS) with more peripherals like AXI interconnect, AXI smart connect and processor system reset.
- Configuring AXI DMA IP as follows.
 - Width of buffer length register 26 bits (determines the maximum packet size for a single DMA transfer).
 - Address width 64 bits (because we are using Zyng Ultrascale+).
 - Read and write channels enabled
 - Memory map data width 64 bits (defined in the PYNQ image and applied at boot time).
 - Stream data width 64 bits (match with IP stream width, for best results match the settings of the DMA to your datapath).
- After adding the IP to our Vivado block design is completed as below.




Figure-1 Vivado block design

 Creating HDL wrapper and generating bitstream files. Once completed repeated the same procedure for IP with optimised code.




Figure-2 Timing and power report un-optimized and optimized design

- Uploading the .bit and .hwh files in Jupiter notebook and running the python script.
- The .py scripts first send the image and kernal data via send channel and receive output in output buffer. Then convolution function implemented in python using numpy library calculates the output.
- Both results are compared for equality. The end result are as follows.

```
print("Input Matrix:")
print("Okernel Matrix:")
print("Okernel Matrix:")
print("Nekernel Matrix:")
print("Nekernel Matrix:
[11. 2. 3.]
[4. 5. 6.]
[7. 8. 9.]]

Kernel Matrix:
[[1-2. 2.]
[0. 0. 0.]
[1. 2. 1.]
[1. 2. 1.]

Convolution result by python script:
[11. 2. 4.]
[13. 24. 18.]
[1-3. -20. -17.]]

In [9]: *Checking if both output matrix are equal

if np.array equal(output Matrix, result):
    print("Both matrices are equal.")

else:
    print("FBGA run time: ", fpga run time)
    print("FBGA run time: ", ps_run_time)
    print("FBGA run time: ", ps_run_time)

FPGA run time: 29.1453518867821886
```

Result of Unoptimized bit file

Result of Optimized bit file

Observation and Conclusion

- Pragmas were added to reduce the critical path and latency. It significantly **reduced the latency** by 81% as seen in table-1.
- We can also observe from table-1 that no. of loop iteration also significantly decreased by using Loop flatten and merge pragma.
- But then resource utilization increased in the optimised case that means overall design area increased too.
- Total on-chip **power increased slightly** as well. Which was expected as no of resource increased, they would utilize more power. Refer figure-2.
- So, there is always trade-off between timing, power and area. All cannot be optimised at the same time. In this project timing was prioritised over others.