AaBbCcD AaB AaBl AaBbC

AaBbCcD AaBbCcD

AaBbCcD

鮮明準

AaBbCcD

(2) 086-121 李裕祥 (a) When the FIFO memory is full the wfull pin will become High Voltage, it mean should input data anymore, and when FIFO memory 15 empty, the rempty will become High voltage, it mean shouldn't read out another data anymore. (b) When using gray code, the probability of error can be reduce, and also the time to shift the bits can also be reduced.

(C) this can let the synthesizer don't optimize the synchronizer, because if it optimize with other cell, may lead to some error.

Vajphogram. can be executed In reactive region, and only initial block is allow. (b) Struct is used to group a set of signal, and each occupy spaces, but union only single piece of storage, it just can be used to represent different types. That had been defined. 在第一页

Decause the coverage will be update When the sample event oucur, so there is no need to write the sample part, just delete. The whole always-ff block can be correct.

(a) assert property (@ (psedge clk) A==0 |>## [ $z=\pm$ ] B===1)

else \$fatel;

(b) assert property (@ (posedge clk) (A===1) |> (post (B,5)===1 [z\*)))

else \$fatel;

6560121 Ca) Statiz power = reduce the VE, So the leakage can be reduce, A reduce VDD, so the power p=IV. dynamiz power = O clock gating, because clock gating can reduce some latch togling @ multi voltage, when a block switch between different voltage, when low voltage the power can be reduce,

0820729 because OR gate will fie output to high when sleep, then the. Flip Flop that connect to the output will not consume a lot power because the latch inside will not togle, VCD file contain the time when the signal change. SAIF file has the time information and togle count, just like cumulative information of VCD. If want to analysis peak power should use VCO, because it has the information of when signal change,

5, C1) because there will be some optimize after CTS, (2) Clayer switching wiring spacing

(3) (a)  $(\overline{z}) \to (\overline{z}v) \to (\overline{z}\overline{z}) \to (\overline{v}) \to (\overline{z})$ (b)  $(v) \to (\overline{z}v) \to (\overline{z}v) \to (\overline{z}v) \to (\overline{z}v)$ 

086927 (a) IR alrop because wire resistence , can add more power pad, or (b) tail analysis is a method to analysis IR drop,
power analysis is analysis the
power of whole chip a) SEC use formal engine to test different input, check whether to design have the same function. (b) waive can be use to waive clock gatting enable pairs,