

# PQR5 Assembler

## *Instruction Manual*

Aug 2024



# Contents

1. General Info .....	3
1.1 Assembler flow.....	4
2. Registers.....	5
3. Instructions .....	6
4. Sections in the program .....	11
4.1 Text and data segments.....	11
4.2 Linker directives .....	11
4.3 Symbols .....	12
4.4 BSS segment.....	12
4.5 Stack and other segments.....	13
5. Binary/Hex file format .....	14

# 1. General Info

pqr5asm is an assembler which translates RISC-V assembly to binary/hex code.

<b>Compliance</b>	RV32I (User-Level ISA v2.2) - 37 base instructions + pseudo/custom instructions
<b>Input</b>	Assembly program with .s extension
<b>Output</b>	Binary/Hex code for program & data in ASCII text and .bin formats: <ul style="list-style-type: none"> <li>sample_imem.bin – Program binary</li> <li>sample_imem_bin.txt – Binary text file of program, human readable</li> <li>sample_imem_hex.txt – Hex text file of program, human readable</li> <li>sample_dmem.bin – Data binary</li> <li>sample_dmem_bin.txt – Binary text file of data, human readable</li> <li>sample_dmem_hex.txt – Hex text file of data, human readable</li> </ul>
<b>Syntax Rules</b>	<ol style="list-style-type: none"> <li>One instruction per line.</li> <li>Every program requires the program section, <code>.section .text</code>, and base address of the program should be defined by linker directive, <code>.org</code> for eg:           <pre>.section .text .org 0x00000000</pre> </li> <li>Supports &lt;space&gt;, &lt;comma&gt;, and &lt;linebreak&gt; as delimiters for eg:           <pre>LUI x5 255 &lt;linebreak&gt; or LUI x5, 255 &lt;linebreak&gt;</pre> </li> <li>Use '#' for inline/newline comments for eg:           <pre>LUI x5, 255 # This is a sample comment</pre> </li> <li>Supports 32-bit signed/unsigned integer, 0x hex literals for immediate.           <p>For eg: 255, 0xFF, -255</p> <p>Immediate supports parenthesis format for instructions with immediate offset.</p> <pre>addi x1, x0, 2 &lt;=&gt; addi x1, 2(x0)</pre> <p>Immediate gets truncated to 20-bit or 12-bit based on instruction.</p> </li> <li>Registers support different ABI names which are case-insensitive.</li> <li><code>%hi()</code> and <code>%lo()</code> are assembly functions which can be used to extract most significant 20 bits and least significant 12 bits from a 32-bit symbol. This is useful to generate 32-bit address for load/store operations. Or load a 32-bit constant to a register. For eg:           <pre># a4 ←load← from myvar in memory LUI a5, %hi(myvar) LW a4, %lo(myvar) (a5)  # a4 →store→ to myvar2 in memory LUI a5, %hi(myvar2) SW a4, %lo(myvar2) (a5)  # x1 ←load← "0xdeadbeef" LUI x1, %hi(0xdeadbeef) ADDI x1, x1, %lo(0xdeadbeef)</pre> </li> </ol>

	<p>8) Supports labels for jump/branch instructions:</p> <ul style="list-style-type: none"> <li>✓ Label is recommended to be of max. 16 ASCII characters</li> <li>✓ Label should be stand-alone in new line for eg: FIBONACC:</li> </ul> <pre>mvi x1, 1</pre> <ul style="list-style-type: none"> <li>✓ Label is case-sensitive.</li> </ul> <p>9) Supports ASCII characters in the immediate values for instructions like MVI, LI.</p> <p>For eg: MVI x0, 'A' # This is equivalent to MVI x0, 0x41</p> <p>Supports all 7-bit ASCII characters from 0x20 to 0x7E, 'n', 'r', 't'.</p>
<b>Invoking Assembler</b>	<pre>pqr5asm.py -file=&lt;assembly source file path&gt; &lt;-pcrel&gt;</pre> <p>-pcrel: Applying this flag uses PC relative addressing for instructions like LA, JA. This helps in generating relocatable binary code. If this flag is not used, absolute address is loaded by the instructions. The binary code generated may not be relocatable.</p>

## 1.1 Assembler flow

- Assembly code file → Validate all sections, linker directives → Initial formatting →
- Pre-processing: decode all labels and symbols and resolve all addresses → Resolve all assembly functions and immediates → Final formatting →
- Parse instructions line-by-line → Dump Binary code files on successful compilation.

## 2. Registers

Following registers are supported by the ISA and Assembler ABI.

Register Name	ABI Name	Description
x0	x0	Hard-wired Zero
x1	ra	Return Address
x2	sp	Stack Pointer
x3	gp	Global Pointer
x4	tp	Thread Pointer
x5-x7	t0-t2	Temporary Registers
x8	s0/fp	Saved Register/Frame Pointer
x9	s1	Saved Register
x10-x11	a0-a1	Function Arg/Return Val Registers
x12-x17	a2-a7	Function Arg Registers
x18-x27	s2-s11	Saved Registers
x28-x31	t3-t6	Temporary Registers

**Table 2.1: Registers with ABI acronyms**

### 3. Instructions

S No	Instruction	Syntax	Description
1.	<b>LUI</b>	LUI rd, imm	<b>Load Upper Immediate</b> Builds 32-bit constants. Loads 20-bit imm[19:0] into the upper 20-bit of rd. Loads the lower 12-bit of rd with zeroes. eg: LUI x1, 0xFFFF
2.	<b>AUIPC</b>	AUIPC rd, imm	<b>Add Upper Immediate PC</b> Builds PC-relative addresses. Forms 32-bit offset from 20-bit imm[19:0] by loading into the upper 20-bit of rd, and loading the lower 12-bit with zeroes. Adds this offset to the PC, then places the result in rd.
<b>Control Transfer Instructions</b>			
3.	<b>JAL</b>	JAL rd, label OR JAL rd, imm	<b>Jump And Link</b> Unconditional jump. Used to call subroutines. Stores next instruction address, pc+4 in rd for return from subroutine.  20-bit imm[19:0] encodes signed offset in multiples of 2 bytes, and is added to the current pc to get the target address.  target address = $pc + 32'(\text{signed}'(\{\text{offset}[20:1], 1'b0\}))$ The unconditional jump range = $\pm 1$ MB.
4.	<b>JALR</b>	JALR rd, rs1, offset	<b>Jump And Link Register</b> Unconditional Indirect jump. Used to call subroutines. Stores next instruction address, pc+4 in rd for return from subroutine.  12-bit imm[11:0] encodes signed offset, and is added to rs1, and clear 0th bit of result to get the target address.  target address = $\{(rs1 + 32'(\text{signed}'(\text{offset}))) [31:1], 1'b0\}$ The unconditional jump range = $\pm 2$ kB. (-2048 to +2047)
5.	<b>BEQ</b>	BEQ rs1, rs2, label OR BEQ rs1, rs2, imm	<b>Branch Equal</b> Takes the branch if $rs1 == rs2$  12-bit imm[11:0] encodes signed offset in multiples of 2 bytes, and is added to the current pc to get the target address.  target address =

			$pc + 32'(\text{signed}'(\{\text{offset}[12:1], 1'b0\}))$ The conditional branch range = $\pm 4$ KB.
6.	<b>BNE</b>	BNE rs1, rs2, label OR BNE rs1, rs2, imm	<b>Branch Not Equal</b> Takes the branch if $rs1 \neq rs2$
7.	<b>BLT</b>	BLT rs1, rs2, label OR BLT rs1, rs2, imm	<b>Branch Less Than</b> Takes the branch if $\text{signed}'(rs1) < \text{signed}'(rs2)$
8.	<b>BGE</b>	BGE rs1, rs2, label OR BGE rs1, rs2, imm	<b>Branch Greater Than or Equal</b> Takes the branch if $\text{signed}'(rs1) \geq \text{signed}'(rs2)$
9.	<b>BLTU</b>	BLTU rs1, rs2, label OR BLTU rs1, rs2, imm	<b>Branch Less Than Unsigned</b> Takes the branch if $rs1 < rs2$
10.	<b>BGEU</b>	BGEU rs1, rs2, label OR BGEU rs1, rs2, imm	<b>Branch Greater Than or Equal Unsigned</b> Takes the branch if $rs1 \geq rs2$
<b>Load Store Instructions</b>			
11.	<b>LB</b>	LB rd, rs1, offset	<b>Load Byte</b> Loads 8-bit data from memory, sign-extends to 32-bit, put into rd. load address = $32'rs1 + 32'(\text{signed}'(\text{offset}))$ // expected to be 8-bit aligned
12.	<b>LH</b>	LH rd, rs1, offset	<b>Load Half-word</b> Loads 16-bit data from memory, sign-extends to 32-bit, put into rd.
13.	<b>LW</b>	LW rd, rs1, offset	<b>Load Word</b> Loads 32-bit data from memory, put into rd.
14.	<b>LBU</b>	LBU rd, rs1, offset	<b>Load Byte Unsigned</b> Loads 8-bit data from memory, zero-extends to 32-bit, put into rd.
15.	<b>LHU</b>	LHU rd, rs1, offset	<b>Load Half-word Unsigned</b> Loads 16-bit data from memory, sign-extends to 32-bit, put into rd.
16.	<b>SB</b>	SB rs2, rs1, offset	<b>Store Byte</b> Stores lower 8-bit of rs2 in memory. store address =

			32'rs1 + 32'(signed'(offset)) // expected to be 8-bit aligned
17.	<b>SH</b>	SH rs2, rs1, offset	<b>Store Half-word</b> Stores lower 16-bit of rs2 in memory.
18.	<b>SW</b>	SW rs2, rs1, offset	<b>Store Word</b> Stores rs2 in memory.
<b>Integer Computation Instructions (ALU-I)</b>			
19.	<b>ADDI</b>	ADDI rd, rs1, imm	<b>Add Immediate</b> rd = rs1 + 32'(signed'(imm)) // overflow ignored
20.	<b>SLTI</b>	SLTI rd, rs1, imm	<b>Set Less Than Immediate</b> rd = 1, if signed'(rs1) < 32'(signed'(imm)), else 0
21.	<b>SLTIU</b>	SLTIU rd, rs1, imm	<b>Set Less Than Immediate Unsigned</b> rd = 1, if rs1 < 32'(signed'(imm)), else 0
22.	<b>XORI</b>	XORI rd, rs1, imm	<b>XOR Immediate</b> rd = rs1 XOR 32'(signed'(imm))
23.	<b>ORI</b>	ORI rd, rs1, imm	<b>OR Immediate</b> rd = rs1 OR 32'(signed'(imm))
24.	<b>ANDI</b>	ANDI rd, rs1, imm	<b>AND Immediate</b> rd = rs1 AND 32'(signed'(imm))
25.	<b>SLLI</b>	SLLI rd, rs1, shamnt	<b>Logical Left Shift Immediate</b> rd = rs1 << shamnt[4:0]
26.	<b>SRLI</b>	SRLI rd, rs1, shamnt	<b>Logical Right Shift Immediate</b> rd = rs1 >> shamnt[4:0]
27.	<b>SRAI</b>	SRAI rd, rs1, shmant	<b>Arithmetic Right Shift Immediate</b> rd = signed'(rs1) >>> shamnt[4:0]
<b>Integer Computation Instructions (ALU-R)</b>			
28.	<b>ADD</b>	ADD rd, rs1, rs2	<b>Add</b> rd = rs1 + rs2 // overflow ignored
29.	<b>SUB</b>	SUB rd, rs1, rs2	<b>Subtract</b> rd = rs1 - rs2 // underflow ignored
30.	<b>SLL</b>	SLL rd, rs1, rs2	<b>Logical Left Shift</b> rd = rs1 << rs2[4:0]
31.	<b>SLT</b>	SLT rd, rs1, rs2	<b>Set Less Than</b> rd = 1,



			if signed'(rs1) < signed'(rs2), else 0
32.	<b>SLTU</b>	SLTIU rd, rs1, rs2	<b>Set Less Than Unsigned</b> rd = 1, if rs1 < rs2, else 0
33.	<b>XOR</b>	XOR rd, rs1, rs2	<b>XOR</b> rd = rs1 XOR rs2
34.	<b>SRL</b>	SRL rd, rs1, rs2	<b>Logical Right Shift</b> rd = rs1 >> rs2[4:0]
35.	<b>SRA</b>	SRA rd, rs1, rs2	<b>Arithmetic Right Shift</b> rd = signed'(rs1) >>> rs2[4:0]
36.	<b>OR</b>	OR rd, rs1, rs2	<b>OR</b> rd = rs1 OR rs2
37.	<b>AND</b>	AND rd, rs1, rs2	<b>AND</b> rd = rs1 AND rs2
<b>Pseudo/Custom Instructions</b>			
38.	<b>MV</b>	MV rd, rs1 = ADDI rd, rs1, 0	<b>Move</b> rd = rs1
39.	<b>MVI</b>	MVI rd, imm = ADDI rd, x0, imm	<b>Move Immediate (12-bit immediate)</b> rd = imm
40.	<b>NOP</b>	NOP = ADDI x0, x0, 0	<b>No Operation</b>
41.	<b>J</b>	J label = JAL x0, label	<b>Plain Jump (short jump)</b> Jump to label
42.	<b>NOT</b>	NOT rd, rs1 = XORI rd, rs1, -1	<b>NOT</b> rd = NOT rs1
43.	<b>INV</b>	INV rd = XORI rd, rd, -1	<b>Invert</b> rd = NOT rd
44.	<b>SEQZ</b>	SEQZ rd, rs1 = SLTIU rd, rs1, 1	<b>Set Equal to Zero</b> rd = 1, if rs1 == 0, else 0
45.	<b>SNEZ</b>	SNEZ rd, rs2 = SLTU rd, x0, rs2	<b>Set Not Equal to Zero</b> rd = 1, if rs1 != 0, else 0
46.	<b>BEQZ</b>	BEQZ rs1, label = BEQ rs1, x0, label	<b>Branch Equal to Zero</b> Jump to label, if rs1 == 0, else 0
47.	<b>BNEZ</b>	BNEZ rs1, label = BNE rs1, x0, label	<b>Branch Not Equal to Zero</b>

			Jump to label, if rs1 != 0, else 0
48.	<b>LI</b>	LI rd, imm ** = LUI rd, U + ADDI rd, L	<b>Load Immediate (32-bit immediate)</b> rd = imm
49.	<b>LA</b>	LA rd, label ** = LUI rd, U + ADDI rd, L  With -pcrel flag: = AUIPC rd, U + ADDI rd, L	<b>Load Address</b> rd = address(label)
50.	<b>JA</b>	JA rd, label ** = LUI rd, U + ADDI rd, L + JALR x0, rd, 0  With -pcrel flag: = AUIPC rd, U + ADDI rd, L + JALR x0, rd, 0	<b>Load and Jump to Address (long jump)</b> rd = address(label)
51.	<b>JR</b>	JR rs1 = JALR x0, rs1, 0	<b>Jump Register Address</b> Jump to address = rs1

**Table 3.1: Instructions supported by Assembler**

\*\* *U* and *L* are Upper 20-bit, %hi(imm) & Lower 12-bit, %lo(imm) values derived from imm

**Conventions used:**

rd = Destination register

rs1 = Source register-1

rs1 = Source register-2

imm = 12/20-bit immediate

## 4. Sections in the program

### 4.1 Text and data segments

Every assembly program is formatted as text and data sections. The text section, `.section .text`, encapsulates all the instructions. This forms the text segment of the program. The data section, `.section .data`, encapsulates all the symbols stored in the data memory. This forms the data segment of the program. Text section is mandatory in a program, while data section is not necessary. The data section should be defined before text section.

```
.section .data    # Data segment
<data symbols>

.section .text    # Text segment
<instructions>
```

### 4.2 Linker directives

Linker directives are used to map the different segments of a program to memory.

The directive `.org <addr>` is used to map the text and data sections. The `addr` is the base address of the segment to which the first instruction/data symbol is mapped. This directive is mandatory directive for any section and it should be 4-byte aligned. The directive should be defined immediately following the section. For eg:

```
.section .data    # Data segment
.org 0x40000000   # Data of the program is stored from this location
student:         # Data symbol student, addr = 0x40000000
.byte 1          # Data @(addr + 0) = 0x01, size = 1 byte
.word 95         # Data @(addr + 4) = 95, size = 4 bytes
.string "John Doe" # String "John Doe" stored @(addr + 8), size = 9 bytes
.ascii '\n'      # Data @(addr + 17) = '\n', size = 1 byte

.section .text    # Text segment
.org 0x00000000   # First instr of the program is stored in this location
<instructions>
```

If the assembler is configured to generate a relocatable program binary, the text segment can be loaded to a different base address than the one set by linker directive.

The directive `.p2align <alignment>` is used to force the alignment of a data symbol to  $2^{(\text{alignment})}$  bytes. This is useful to make the memory access efficient by making the data align with the native alignment of the processor. This directive should be defined immediately following the symbol declaration. For eg:

```
.section .data    # Data segment
.org 0x40000000   # Data of the program is stored from this location
city:            # Data symbol city, addr = 0x40000000
.string "London" # String "London" stored @(addr + 0), size = 7 bytes
student:        # Data symbol student, addr = 0x40000007
```

```

.p2align 2          # Align student to 4 bytes by padding 1 zero byte
                    # The addr of student becomes 0x40000008
.byte 1             # Data @(addr + 0) = 0x01, size = 1 byte
.word 95            # Data @(addr + 4) = 95, size = 4 bytes
.string "John Doe"  # String "John Doe" stored @(addr + 8), size = 9 bytes
.ascii '\n'         # Data @(addr + 17) = '\n', size = 1 byte

```

## 4.3 Symbols

Variables used in the program are stored in the data memory. They are referred by the program instructions using symbols. The symbol represents the base address of the variable. A symbol can have a set of contiguous data under it. Different data types are supported as shown in the table below.

Data type	Usage	Description
.byte	.byte 0xFF .byte 255	Byte, size = 1 byte Supports initializing with unsigned/signed integer, hex value
.hword	.hword 0xABCD	Naturally-aligned half-word, size = 2 bytes Supports initializing with unsigned/signed integer, hex value
.word	.word 0xABCDEF01	Naturally-aligned word, size = 4 bytes Supports initializing with unsigned/signed integer, hex value
.ascii	.ascii 'A'	Char byte, size = 1 byte Supports initializing with a single ASCII character enclosed within single quotes. Supports all 7-bit ASCII characters from 0x20 to 0x7E, '\n', '\r', '\t'.
.string	.string "Hello"	Null-terminated string, size = <string size> + 1 byte Supports initializing with ASCII characters enclosed within double quotes. Supports all 7-bit ASCII characters from 0x20 to 0x7E, '\n', '\r', '\t'.
.zero	.zero 4	Appends specified no. of zero bytes.

## 4.4 BSS segment

BSS segment is not directly supported. The user can however emulate a BSS segment in a program by defining uninitialized symbols under data section and explicitly initializing them to zero using .zero keyword. For eg:

```
myvar:
```

```
.zero 4 # myvar is a symbol in memory of size 4 bytes & initialized to 0
```

## 4.5 Stack and other segments

The user should explicitly load the stack pointers if required, and other memory pointers with a start-up code. Currently, there are no assembly/linker directives to support these segments.

## 5. Binary/Hex file format

Input to the assembler is the assembly code file in **.s** file format. On successful compilation and linking, following files are generated by the assembler:

1. Binary code files for instructions and data in **.bin** format, which may be decoded and loaded to instruction and data memories of CPU to boot and execute.
2. Binary/Hex code text files for instructions and data in ASCII **.txt** format. This is human readable.

The **.bin** file contains the instructions to be executed/data symbols as sequence of bytes in binary format.

The following example shows how an instruction binary file, *sample\_imem.bin* file, and a data binary file, *sample\_dmem.bin* are encoded. Big Endian format is used in the binary file.

```
// sample_imem.bin
<0xF0><0xF0><0xF0><0xF0>    # Pre-ambble marks the start
<0x00><0x00><0x00><0x28>    # Program size = (no. of instr, N x 4) bytes
<baB3><baB2><baB1><baB0>    # Base address of the program byte[3] to [0]
<inB3><inB2><inB1><inB0>    # Instruction-1 byte[3] to [0]
<inB3><inB2><inB1><inB0>    # Instruction-2 byte[3] to [0]
...
...
<inB3><inB2><inB1><inB0>    # Instruction-N byte[3] to [0]
<0xE0><0xE0><0xE0><0xE0>    # Post-ambble marks the end

// sample_dmem.bin
<0xF0><0xF0><0xF0><0xF0>    # Pre-ambble marks the start
<0x00><0x00><0x00><0x28>    # Data size = (no. of words, N x 4) bytes
<baB3><baB2><baB1><baB0>    # Base address of the data section byte[3] to [0]
<wdB3><wdB2><wdB1><wdB0>    # Word-1 byte[3] to [0]
<wdB3><wdB2><wdB1><wdB0>    # Word-2 byte[3] to [0]
...
...
<wdB3><wdB2><wdB1><wdB0>    # Word-N byte[3] to [0]
<0xE0><0xE0><0xE0><0xE0>    # Post-ambble marks the end
```

# PQR5 Assembler

*An open-source RISC-V Assembler for RV32I ISA*

**Developer** : Mitu Raj

**Vendor** : Chipmunk Logic™, [chip@chipmunklogic.com](mailto:chip@chipmunklogic.com)

**Website** : [chipmunklogic.com](http://chipmunklogic.com)

