

# PQR5 Assembler

## *Instruction Manual*

March 2023



Contents

1. General Info ..... 3

2. Registers..... 4

3. Instructions ..... 5

# 1. General Info

pqr5asm is an assembler which translates RISC-V assembly to binary/hex code.

<b>Compliance</b>	RV32I (User-Level ISA v2.2) - 37 base instructions + pseudo/custom instructions
<b>Input</b>	Assembly program (sample.s)
<b>Output</b>	Binary/Hex code in ASCII (sample.bin or sample.hex)
<b>Syntax Rules</b>	<ol style="list-style-type: none"> <li>1) One instruction per line, semicolon at the end of statement is optional.</li> <li>2) Base address of program (initial PC) can be defined in the first line of program. For eg: <code>.ORIGIN 0x400</code> If not provided, overridden to <code>0x00000000</code></li> <li>3) Supports &lt;space&gt;, &lt;comma&gt;, and &lt;linebreak&gt; as delimiters for eg: <code>LUI x5 255 &lt;linebreak&gt;</code> or <code>LUI x5, 255 &lt;linebreak&gt;</code></li> <li>4) Use '#' for inline/newline comments for eg: <code>LUI x5, 255 # This is a sample comment</code></li> <li>5) Supports 32-bit signed/unsigned integer, 0x hex literals for immediate. For eg: <code>255, 0xFF, -255</code> Immediate supports parenthesis format for ALU-I instructions: <code>addi x1, x0, 2 &lt;=&gt; addi x1, 2(x0)</code> Immediate gets truncated to 20-bit or 12-bit based on instruction.</li> <li>6) Register ABI names are case-insensitive.</li> <li>7) Supports labels for jump/branch instructions: <ul style="list-style-type: none"> <li>✓ Label is recommended to be of max. 8 ASCII characters</li> <li>✓ Label should be stand-alone in new line for eg: <code>FIBONACC:</code> <code>                  mvi x1, 1</code></li> <li>✓ Label is case-sensitive.</li> <li>✓ Pre-processor will assign pc-relative address to label.</li> </ul> </li> </ol>
<b>Invoking Assembler</b>	<code>pqr5asm.py &lt;assembly source file path&gt;</code>

## 2. Registers

Following registers are supported by the ISA and Assembler ABI.

Register Name	ABI Name	Description
x0	x0	Hard-wired Zero
x1	ra	Return Address
x2	sp	Stack Pointer
x3	gp	Global Pointer
x4	tp	Thread Pointer
x5-x7	t0-t2	Temporary Registers
x8	s0/fp	Saved Register/Frame Pointer
x9	s1	Saved Register
x10-x11	a0-a1	Function Arg/Return Val Registers
x12-x17	a2-a7	Function Arg Registers
x18-x27	s2-s11	Saved Registers
x28-x31	t3-t6	Temporary Registers

**Table 2.1: Registers with ABI acronyms**

### 3. Instructions

S No	Instruction	Syntax	Description
1.	<b>LUI</b>	LUI rd, imm	<b>Load Upper Immediate</b> Builds 32-bit constants. Loads 20-bit imm[19:0] into the upper 20-bit of rd. Loads the lower 12-bit of rd with zeroes. eg: LUI x1, 0xFFFF
2.	<b>AUIPC</b>	AUIPC rd, imm	<b>Add Upper Immediate PC</b> Builds PC-relative addresses. Forms 32-bit offset from 20-bit imm[19:0] by loading into the upper 20-bit of rd, and loading the lower 12-bit with zeroes. Adds this offset to the PC, then places the result in rd.
<b>Control Transfer Instructions</b>			
3.	<b>JAL</b>	JAL rd, label OR JAL rd, imm	<b>Jump And Link</b> Unconditional jump. Used to call subroutines. Stores next instruction address, pc+4 in rd for return from subroutine. 20-bit imm[19:0] encodes signed offset in multiples of 2 bytes, and is added to the current pc to get the target address. target address = $pc + 32'(\text{signed}'(\{\text{offset}[20:1], 1'b0\}))$ The unconditional jump range = $\pm 1$ MB.
4.	<b>JALR</b>	JALR rd, rs1, offset	<b>Jump And Link Register</b> Unconditional Indirect jump. Used to call subroutines. Stores next instruction address, pc+4 in rd for return from subroutine. 12-bit imm[11:0] encodes signed offset, and is added to rs1, and clear 0th bit of result to get the target address. target address = $\{(rs1 + 32'(\text{signed}'(\text{offset}))) [31:1], 1'b0\}$ The unconditional jump range = $\pm 2$ kB. (-2048 to +2047)
5.	<b>BEQ</b>	BEQ rs1, rs2, label OR BEQ rs1, rs2, imm	<b>Branch Equal</b> Takes the branch if rs1 == rs2 12-bit imm[11:0] encodes signed offset in multiples of 2 bytes, and is added to the current pc to get the target address. target address =

			$pc + 32'(\text{signed}'(\{\text{offset}[12:1], 1'b0\}))$ The conditional branch range = $\pm 4$ KB.
6.	<b>BNE</b>	BNE rs1, rs2, label OR BNE rs1, rs2, imm	<b>Branch Not Equal</b> Takes the branch if $rs1 \neq rs2$
7.	<b>BLT</b>	BLT rs1, rs2, label OR BLT rs1, rs2, imm	<b>Branch Less Than</b> Takes the branch if $\text{signed}'(rs1) < \text{signed}'(rs2)$
8.	<b>BGE</b>	BGE rs1, rs2, label OR BGE rs1, rs2, imm	<b>Branch Greater Than or Equal</b> Takes the branch if $\text{signed}'(rs1) \geq \text{signed}'(rs2)$
9.	<b>BLTU</b>	BLTU rs1, rs2, label OR BLTU rs1, rs2, imm	<b>Branch Less Than Unsigned</b> Takes the branch if $rs1 < rs2$
10.	<b>BGEU</b>	BGEU rs1, rs2, label OR BGEU rs1, rs2, imm	<b>Branch Greater Than or Equal Unsigned</b> Takes the branch if $rs1 \geq rs2$
<b>Load Store Instructions</b>			
11.	<b>LB</b>	LB rd, rs1, offset	<b>Load Byte</b> Loads 8-bit data from memory, sign-extends to 32-bit, put into rd. load address = $32'rs1 + 32'(\text{signed}'(\text{offset}))$ // expected to be 8-bit aligned
12.	<b>LH</b>	LH rd, rs1, offset	<b>Load Half-word</b> Loads 16-bit data from memory, sign-extends to 32-bit, put into rd.
13.	<b>LW</b>	LW rd, rs1, offset	<b>Load Word</b> Loads 32-bit data from memory, put into rd.
14.	<b>LBU</b>	LBU rd, rs1, offset	<b>Load Byte Unsigned</b> Loads 8-bit data from memory, zero-extends to 32-bit, put into rd.
15.	<b>LHU</b>	LHU rd, rs1, offset	<b>Load Half-word Unsigned</b> Loads 16-bit data from memory, sign-extends to 32-bit, put into rd.
16.	<b>SB</b>	SB rs2, rs1, offset	<b>Store Byte</b> Stores lower 8-bit of rs2 in memory. store address =

			32'rs1 + 32'(signed'(offset)) // expected to be 8-bit aligned
17.	<b>SH</b>	SH rs2, rs1, offset	<b>Store Half-word</b> Stores lower 16-bit of rs2 in memory.
18.	<b>SW</b>	SW rs2, rs1, offset	<b>Store Word</b> Stores rs2 in memory.
<b>Integer Computation Instructions (ALU-I)</b>			
19.	<b>ADDI</b>	ADDI rd, rs1, imm	<b>Add Immediate</b> rd = rs1 + 32'(signed'(imm)) // overflow ignored
20.	<b>SLTI</b>	SLTI rd, rs1, imm	<b>Set Less Than Immediate</b> rd = 1, if signed'(rs1) < 32'(signed'(imm)), else 0
21.	<b>SLTIU</b>	SLTIU rd, rs1, imm	<b>Set Less Than Immediate Unsigned</b> rd = 1, if rs1 < 32'(signed'(imm)), else 0
22.	<b>XORI</b>	XORI rd, rs1, imm	<b>XOR Immediate</b> rd = rs1 XOR 32'(signed'(imm))
23.	<b>ORI</b>	ORI rd, rs1, imm	<b>OR Immediate</b> rd = rs1 OR 32'(signed'(imm))
24.	<b>ANDI</b>	ANDI rd, rs1, imm	<b>AND Immediate</b> rd = rs1 AND 32'(signed'(imm))
25.	<b>SLLI</b>	SLLI rd, rs1, shamnt	<b>Logical Left Shift Immediate</b> rd = rs1 << shamnt[4:0]
26.	<b>SRLI</b>	SRLI rd, rs1, shamnt	<b>Logical Right Shift Immediate</b> rd = rs1 >> shamnt[4:0]
27.	<b>SRAI</b>	SRAI rd, rs1, shmant	<b>Arithmetic Right Shift Immediate</b> rd = signed'(rs1) >>> shamnt[4:0]
<b>Integer Computation Instructions (ALU-R)</b>			
28.	<b>ADD</b>	ADD rd, rs1, rs2	<b>Add</b> rd = rs1 + rs2 // overflow ignored
29.	<b>SUB</b>	SUB rd, rs1, rs2	<b>Subtract</b> rd = rs1 - rs2 // underflow ignored
30.	<b>SLL</b>	SLL rd, rs1, rs2	<b>Logical Left Shift</b> rd = rs1 << rs2[4:0]
31.	<b>SLT</b>	SLT rd, rs1, rs2	<b>Set Less Than</b> rd = 1,

			if signed'(rs1) < signed'(rs2), else 0
32.	<b>SLTU</b>	SLTIU rd, rs1, rs2	<b>Set Less Than Unsigned</b> rd = 1, if rs1 < rs2, else 0
33.	<b>XOR</b>	XOR rd, rs1, rs2	<b>XOR</b> rd = rs1 XOR rs2
34.	<b>SRL</b>	SRL rd, rs1, rs2	<b>Logical Right Shift</b> rd = rs1 >> rs2[4:0]
35.	<b>SRA</b>	SRA rd, rs1, rs2	<b>Arithmetic Right Shift</b> rd = signed'(rs1) >>> rs2[4:0]
36.	<b>OR</b>	OR rd, rs1, rs2	<b>OR</b> rd = rs1 OR rs2
37.	<b>AND</b>	AND rd, rs1, rs2	<b>AND</b> rd = rs1 AND rs2
<b>Pseudo/Custom Instructions</b>			
38.	<b>MV</b>	MV rd, rs1 = ADDI rd, rs1, 0	<b>Move</b> rd = rs1
39.	<b>MVI</b>	MVI rd, imm = ADDI rd, x0, imm	<b>Move Immediate</b> rd = imm
40.	<b>NOP</b>	NOP = ADDI x0, x0, 0	<b>No Operation</b>
41.	<b>J</b>	J label = JAL x0, label	<b>Plain Jump</b> Jump to label
42.	<b>NOT</b>	NOT rd, rs1 = XORI rd, rs1, -1	<b>NOT</b> rd = NOT rs1
43.	<b>INV</b>	INV rd = XORI rd, rd, -1	<b>Invert</b> rd = NOT rd
44.	<b>SEQZ</b>	SEQZ rd, rs1 = SLTIU rd, rs1, 1	<b>Set Equal to Zero</b> rd = 1, if rs1 == 0, else 0
45.	<b>SNEZ</b>	SNEZ rd, rs2 = SLTU rd, x0, rs2	<b>Set Not Equal to Zero</b> rd = 1, if rs1 != 0, else 0
46.	<b>BEQZ</b>	BEQZ rs1, label = BEQ rs1, x0, label	<b>Branch Equal to Zero</b> Jump to label, if rs1 == 0, else 0
47.	<b>BNEZ</b>	BNEZ rs1, label = BNE rs1, x0, label	<b>Branch Not Equal to Zero</b>



			Jump to label, if rs1 != 0, else 0
48.	<b>LI</b>	LI rd, imm ** = LUI rd, U + ADDI rd, L	<b>Load Immediate</b> rd = imm
49.	<b>LA</b>	LA rd, label ** = LUI rd, U + ADDI rd, L	<b>Load Address</b> rd = address(label)
50.	<b>JR</b>	JR rs1 = JALR x0, rs1, 0	<b>Jump Register Address</b> Jump to address = rs1

**Table 3.1: Instructions supported by Assembler**

\*\* *U* and *L* are Upper 20-bit and Lower 12-bit values derived from *imm*

**Conventions used:**

rd = Destination register

rs1 = Source register-1

rs1 = Source register-2

imm = 12/20-bit immediate

# PQR5 Assembler

*An open-source RISC-V Assembler for RV32I ISA*

**Developer** : Mitu Raj

**Vendor** : Chipmunk Logic™, [chip@chipmunklogic.com](mailto:chip@chipmunklogic.com)

**Website** : [chipmunklogic.com](http://chipmunklogic.com)

