

Simple As Possible-1

Submitted by: Muhammad Kaleem Ullah

FA19-BCE-007

Hamza Umar

FA19-BCE-026

Subject: Computer Organization And Architecture

Semester: 5th

Program: BS in Computer Engineering

Course Instructor:
Dr. Saeed-Ur-Rehman
Lab Instructor:
Engr. Ayesha Sadiq

Department of Electrical and Computer Engineering COMSATS University Islamabad, Attock Campus, Pakistan.

Abstract

Simple as Possible (SAP) computers in general were designed to introduce beginners to some of the crucial ideas behind computer operations. SAP computers are classified into stages, each stage more evolved and considering more advanced concepts in computer architecture than the previous. The SAP-1 computer is the first stage in this evolution and contains the basic necessities for a functional computer. Its primary purpose is to develop a basic understanding of how a computer works, interacts with memory and other parts of the system like input and output. The instruction set is very limited and is simple.

SAP is Simple-As-Possible Computer. The type of computer is specially designed for the academic purpose and nothing has to do with the commercial use. The architecture is 8 bits and comprises of 16 X 8 memory i.e. 16 memory location with 8 bits in each location, therefore, need 4 address lines which either comes from the PC (Program Counter which may be called instruction pointer) during computer run phase or may come from the 4 address switches during the program phase. All instructions (5 only) get stored in this memory. It means SAP cannot store program having more than 16 instructions.SAP can only perform addition and subtraction and no logical operation. These arithmetic operations are performed by an adder/subtractor unit.

In this project, we implemented a SAP-1 computer in Xilinx using verilog programming. Verilog is also a Hardware Description Language. It employs a textual format to describe electronic systems and circuits. In the area of electronic design, we apply Verilog for verification via simulation for testability analysis, fault grading, logic synthesis, and timing analysis. Verilog is also more compact since the language is more of an actual hardware modeling language. As a result, you typically write fewer lines of code, and it elicits a comparison to the C language. However, Verilog has a superior grasp on hardware modeling as well as a lower level of programming constructs. Verilog is not as wordy as VHDL, which accounts for its compact nature. Although VHDL and Verilog are similar, their differences tend to outweigh their similarities.

Chapter 1

Introduction

1.1 Introduction

The SAP-1 computer is a bus-organized computer and makes use of Von-Neumann architecture. It makes use of an 8-bit central bus and has ten main components. A pictorial representation of its architecture is shown below. Each of the individual components that make up this computer are described right after.

The program counters job is to store and send out the memory address of the next instruction to be fetched and executed. The program counter, which is part of the control unit, counts from 0000 to 1111 as the program is stored at the beginning of the memory with the first instruction at binary address 0000, the second instruction at address 0001, the third at address 0010, and so on. At the start of each computer run, the program counter is reset to 0000. When the computer run starts, the program counter sends out the address 0000 to the memory and is then incremented by 1. After the first instruction is fetched and executed, the program counter sends the next address 0001 to the memory and again, after that, the program counter is incremented. In this way, the program counter keeps track of the next instruction to be fetched and executed.

The MAR stores the 4-bit address of data or instruction which are placed in memory. When the SAP-1 is running, the 4-bit address is gotten from the Program Counter through the W-bus and then stored. This stored address is sent to the RAM where data or instructions are read from.

The SAP-1 makes use of a 16 x 8 RAM (16 memory locations each storing 8 bits of data). The RAM can be programmed by means of the address and data switches allowing you to write to the memory before a computer run. During a computer run, the RAM receives its 4-bit address from the MAR and read operation is performed. In this way the instruction or data word stored in the RAM is placed on the W bus for use in some other part of the computer.

The instruction receives and stores the instruction placed on the bus from the RAM. The content of the instruction register are then split into two nibbles. The upper nibble is a two-state output that goes into the Controller-sequencer while the lower nibble is a three-state output that is read from the bus when needed.

The controller-sequencer sends out signals that control the computer and makes sure things happen only when they are supposed to. The 12 bit output signals from controller-sequencer is called the control word which determines how the registers will react to the next positive clock edge. It has the following format: 'CON = Cp Ep Lm CE Li Ei La Eu Su Eu Lb Lo'

The accumulator is an 8-bit buffer register that stores intermediate answers during a computer run. The accumulator has two outputs. The two-state output goes directly to the adder-subtractor and the three-state output goes to the bus. This implies that the 8-bit accumulator word continuously drives the adder- subtractor but only appears on the W bus when Ea is high.

The adder-subtractor asynchronously adds to or subtracts a value from the the accumulator depending on the value of Su. It makes use of 2s complement to achieve this When Su is low the output of the adder-subtractor is the sum of the values in the accumulator and in the B-register (O/P = A + B). When Su is high, the output is the difference between them (O/P = A + B).

The B-register is a buffer register used in performing arithmetic operations. It supplies the number to be added or subtracted from the contents of the accumulator to the adder/subtractor. When data is available at the bus and Lb is low, at the positive clock edge, B register gets and stores the data.

The output register gets and stores the value stored in the accumulator usually after the performance of an arithmetic operation. The answer that is stored in the accumulator is loaded into the output register through the W bus. This is done in the next positive clock edge when Ea is high and Lo is low. The processed data can now be displayed to the outside world.

The binary display is row of eight light emitting diodes(LEDs). The binary display shows us the contents of the output by connecting each LED to the output of the output register. This therefore enables viewing of the answer transferred from the accumulator to the output register in binary.SAP1 has six T-states (three fetch and three execute cycles) reserved for each instruction. Not all instructions require all the six T-states for execution. The unused T- state is marked as No Operation (NOP) cycle. Each T-state is called a machine cycle for SAP1. A ring counter is used to generate a T-state at every falling edge of clock pulse. The ring counter output is reset after the 6th T-state.

FETCH CYCLE T1, T2, T3 machine cycle

EXECUTE CYCLE - T4, T5, T6 machine cycle.

Each operation in the SAP-1s instruction set have been mapped to 4 bits. These 4 bits make up the first 4 of the total 8 bits that are stored in each RAM location. The last 4 bits specify the operand which the operation will act on. The user of SAP-1 is expected to program the RAM before the computer starts execution. The machine has two modes: program mode, and execution mode. In program mode, the RAM is disconnected from the bus, and the user can directly edit the contents of the RAM through input switches. Both program and data must be input. In execution mode, these switches are disconnected, and the RAM is connected to the main bus instead. The RAM provides the program and data for the rest of the computer to follow and use.

1.2 ProjectObjectives

The Simple-As-Possible (SAP)-1 computer is a very basic model of a microprocessor explained by Albert Paul Malvino. The SAP-1 design contains the basic necessities for a functional Microprocessor. Its primary purpose is to develop a basic understanding of how a microprocessor works, interacts with memory and other parts of the system like input and output. The instruction set is very limited and is simple. Thus, the main objective to implement SAP-1 are as follows:

- To get familiar with the basic model of a processor.
- To understand the working of a processor.
- To simulate the results of SAP-1 through verilog thus we can go for the implementation of SAP-1 hardware.

1.3 BlockDiagram

Block Diagram of SAP-1 LA Ср 8 Accumulator CLK **Program Counter** 4 CLR 8 EA 00 Su Adder/ CLK -Input & MAR 8 Subtracter Eu W bus CE _ L_B 16x8 В 8 - CLK RAM Register Li 8 -Lo CLK Instruction Output 8 CLR Register Register CLK 4 Ei ∞ CLK Controller-Binary CLR Display sequencer CLR CpEpL_MCELiEiL_AE_A S_UE_U L_BL_O

Figure 1.1: Block Diagram Of SAP-1

1.4 VerilogCode

.

```
For the implementation of
                                        .in0(dmux0),
SAP-1, we have created
                                .in1(comp),
many modules.
                                        .sel(sub),
                                .out(B in)
ALU
                                   );
module alu(
    input [7:0] A, B,
                                ripple adder r1(
    input sub,
                                        .X(A), .Y(B in),
    input out en,
                                        .S(add sub out),
    output cout,
                                .Co(cout)
    output [7:0] out
                                   );
);
                               wire add sub low out en =
                               ~out en;
 wire [7:0] dmux0, dmux1,
                               //output of the adder is
comp, B in, add sub out;
                               given to a tristate
                               buffer before outputing
                               to the bus
demux demux1 (
                                tristatebuff 8bit tri8(
        .in(B),
                                        .in(add sub out),
.sel(sub), .out0(dmux0),
                                .out(out),
.out1(dmux1)
    );
                                .low en (add sub low out e
                               n));
 //taking two's
complement of B reg if
                               endmodule
the sub=1
assign comp = \sim dmux1 +
                                  SevenSegment
8'b0000001;
                               // BCD to 7 segment
                               converter
 mux mux1(
                               module sevenseg(
```

```
input [3:0] bcd,
                                        11 : seg =
                               7'b0011111;
    output reg [6:0] seg
                                        12 : seg =
    );
                               7'b1001110;
always @ (bcd)
                                        13 : seg =
begin
                               7'b0111101;
    case (bcd)
                                        14 : seq =
                               7'b1001111;
       0 : seg =
7'b1111110;
                                        15 : seg =
                               7'b1000111;
        1 : seg =
7'b0110000;
                                        default : seg =
                               7'b0000000;
       2 : seq =
7'b1101101;
                                   endcase
        3 : seg =
                               end
7'b1111001;
                               endmodule
        4 : seg =
                               AdderRipple
7'b0110011;
                               module ripple adder(X, Y,
        5 : seq =
                               S, Co);
7'b1011011;
                                input [7:0] X, Y;// Two
       6 : seg =
                               8-bit inputs
7'b1011111;
                                output [7:0] S;
        7 : seg =
7'b1110000;
                                output Co;
       8 : seg =
                                wire w0, w1,
7'b1111111;
                               w2, w3, w4, w5, w6;
        9 : seq =
                                // instantiating 8 1-bit
7'b1111011;
                               full adders in Verilog
        10 : seg =
                               fulladder u1(X[0], Y[0],
7'b1110111;
                               1'b0, S[0], w0);
```

```
fulladder u2(X[1], Y[1],
                                    output ACC OE,
w0, S[1], w1);
                                    output sub add,
fulladder u3(X[2], Y[2],
                                    output subadd out en,
w1, S[2], w2);
                                    output LOW B LD,
fulladder u4(X[3], Y[3],
w2, S[3], w3);
                                    output LOW LD OUT,
                                    output LOW HALT
fulladder u5(X[4], Y[4],
w3, S[4], w4);
                                );
fulladder u6(X[5], Y[5],
                                    wire lda, add, sub,
w4, S[5], w5);
                                out;
fulladder u7(X[6], Y[6],
                                    wire [5:0] t;
w5, S[6], w6);
fulladder u8(X[7], Y[7],
                                    opcode decoder
w6, S[7], Co);
                                decoder(.op code(op code)
                                ,.lda(lda),.add(add),.sub
                                (sub),.out(out),.LOW HALT
endmodule
                                (LOW HALT));
ControlUnit
                                    state counter
                                counter(.t(t),
                                .clk(clk),.res(clr));
module control sequencer (
    input [3:0] op code,
                                  //control signals for
    input clk, clr,
                               various T states
    output inc,
    output PE,
                                   assign inc = t[4];
    output LOW MAR LD,
                                    assign PE = t[5];
    output LOW ROM OE,
                                    assign LOW MAR LD =
    output LOW IR LD,
                                \sim (t[5] \mid (t[2] \& (add \mid
                                lda | sub)));
    output LOW IR OUT,
```

output LOW ACC LD,

```
assign LOW ROM OE =
                                     q
\sim (t[3] \mid (t[1] \& (add \mid
                                );
lda | sub)));
    assign LOW IR LD =
                                     input d;
~t[3];
                                     input i en, clr, clk;
    assign LOW IR OUT =
~(t[2] & ((add | lda |
                                     output reg q;
sub)));
    assign LOW ACC LD =
                                     always @(posedge clk
\sim ((t[1] \& lda) | (t[0] \&
                                or clr)
(add | sub)));
    assign ACC OE = t[2]
                                    begin
& out;
                                         if(clr)
    assign sub add = t[0]
                                             q <= 0;
& sub;
                                         else
    assign subadd out en
                                             if(i en)
= t[0] & (add | sub);
                                                  q \ll d;
    assign LOW B LD =
\sim (t[1] \& (add | sub));
                                     end
    assign LOW LD OUT =
~(t[2] & out);
                                endmodule
endmodule
                                DeMux
DflipFlop
                                module demux(
//Postive edge triggered
                                     input [7:0] in,
flipflops
                                     input sel,
module dFlipflop(
                                     output reg [7:0]
    clk,
                                out0,
    clr,
                                    output reg [7:0] out1
    i en,
                                );
    d,
```

```
always @(in or sel)
                               FullAdder
    begin
                               module fulladder(
        case(sel)
                                    input a, b, cin,
            1'b0:
                                    output sum, cout
                begin
                                );
                     out0
                                    assign sum = a ^ b ^
= in;
                               cin;
                     out1
                                    assign cout = (a & b)
= 8'bxxxxxxx;
                                | (b & cin) | (cin & a);
                 end
                                endmodule
            1'b1:
                               Memory
                begin
                               module rom(
                     out0
                                    input [3:0] addr,
= 8'bxxxxxxxx;
                                    input ROM LOW OE,
                     out1
= in;
                                    output tri reg [7:0]
                                data
                 end
                                );
            default:
                                    always @(addr or
                begin
                               ROM LOW OE)
                     out0
                                    begin
= 8'bxxxxxxxx;
                                        if (ROM LOW OE)
                     out1
= 8'bxxxxxxxx;
                                        begin
                 end
                                            data =
                                8'bzzzzzzz;
        endcase
                                        end
    end
                                        else
endmodule
                                        begin
```

```
case (addr)
                                                 4'hd:
                                data = 8'b0000 0000;
            // 0 to 7 is
alloted for program
                                                 4'he:
memory and 8 to f is
                                data = 8'b0000 0000;
alloted for data
                                                 4'hf:
                 4'h0:
                                data = 8'b0000 0000;
data = 8'b0000 1000;
                                            endcase
                 4'h1:
                                        end
data = 8'b0001 1001;
                                    end
                 4'h2:
                               endmodule
data = 8'b1110 1110;
                 4'h3:
                               Mux
data = 8'b1111 1111;
                                module mux(
                 4'h4:
                                    input [7:0] in0,
data = 8'b0000 0000;
                                    input [7:0] in1,
                 4'h5:
data = 8'b0000 0000;
                                    input sel,
                 4'h6:
                                    output reg [7:0] out
data = 8'b0000 0000;
                                );
                 4'h7:
                                    always @( in0 or in1
data = 8'b0000 0000;
                                or sel )
                 4'h8:
                                    begin
data = 8'b0000 1001;
                                        case(sel)
                 4'h9:
data = 8'b0000 1000;
                                             1'b0: out =
                                in0;
                 4'ha:
data = 8'b0000 0100;
                                             1'b1: out =
                                in1;
                 4'hb:
data = 8'b0000 0111;
                                            default: out
                                = 8'bxxxxxxx;
                 4'hc:
data = 8'b0000 0000;
                                        endcase
```

```
end
                                    assign LOW HALT =
                               ~(op code[0] & op code[1]
endmodule
                               & op code[2] &
OpcodeDecoder
                               op code[3]);
                               //1111 (halt)
module
                               endmodule
opcode decoder (op code,
lda, add, sub, out,
                               ProgramCounter
LOW HALT);
    input [3:0] op code;
                               module program counter (
    output lda, add, sub,
                                    input inc, clk, PE,
out, LOW HALT;
                               clr,
                                    output tri [3:0] out
    assign lda =
~(op code[0] | op_code[1]
                               );
| op code[2] |
                                    req [3:0] count;
op code[3]);
                                    assign not PE= ~PE;
//0000(Load to
accumulator)
                                    tristatebuff 4bit
    assign add =
                               tbuf(.in(count),
                                .out(out),
~(~op code[0] |
                                .low en(not_PE));
op code[1] | op code[2] |
op code[3]);
                                    always @(posedge clk
//0001 (Addition)
                               or clr)
    assign sub =
                                   begin
~(op code[0] |
~op code[1] | op_code[2]
                                        if(clr)
| op code[3]);
                                            count <=
//0010 (subtraction)
                               4'b0000;
    assign out =
                                        else if(inc)
(~op code[0] & op code[1]
                                            count <=
& op code[2] &
                               count + 1;
op code[3]);
```

end

//1110 (Output)

```
endmodule
                                    input [7:0] in;
                                    input i en; // active
Register4Bit
                               low
module reg 4bit(in, out,
                                    input clr;
i en, clr, clk);
                                    input clk;
    input [3:0] in;
                                    output [7:0] out;
    input i en; // active
low
    input clr;
                                   //instantiating 8 D-
                               flipflops
    input clk;
                                    dFlipflop
    output [3:0] out;
                               ff1(clk,clr,i en,in[0],ou
    //instantiating 4 d
                               t[0]);
flipflops
                                    dFlipflop
    dFlipflop
                               ff2(clk,clr,i en,in[1],ou
ff1(clk,clr,i en,in[0],ou
                               t[1]);
t[0]);
                                    dFlipflop
    dFlipflop
                               ff3(clk,clr,i en,in[2],ou
ff2(clk,clr,i en,in[1],ou
                               t[2]);
t[1]);
                                    dFlipflop
    dFlipflop
                               ff4(clk,clr,i en,in[3],ou
ff3(clk,clr,i_en,in[2],ou
                               t[3]);
t[2]);
                                    dFlipflop
    dFlipflop
                               ff5(clk,clr,i en,in[4],ou
ff4(clk,clr,i en,in[3],ou
                               t[4]);
t[3]);
                                    dFlipflop
                               ff6(clk,clr,i en,in[5],ou
                               t[5]);
    endmodule
                                    dFlipflop
Register8Bit
                               ff7(clk,clr,i en,in[6],ou
                               t[6]);
module reg 8bit(in, out,
i en, clr, clk);
```

```
dFlipflop
ff8(clk,clr,i_en,in[7],ou
t[7]);
end
end
end
endmodule

TristateBuff4Bit

TstateCounter
```

```
// to obtain t states
module state counter (t,
clk, res);
    input clk, res;
    output req [5:0] t =
6'b100000;
    always @(negedge clk
or res)
    begin
        if(res == 1)
            t. =
6'b100000;
        else if(clk == 0)
        begin
            if(t ==
6'b000001)
                 t =
6'b100000;
            else
```

```
module
tristatebuff_4bit(in,
out, low_en);
   input [3:0] in;
   input low_en;
   output tri [3:0] out;
   assign out = low_en ?
4'bzzzz : in; //pass the
output when enable is 0
endmodule
```

TristateBuff8Bit

```
module
tristatebuff_8bit(in,
out, low_en);
   input [7:0] in;
   input low_en;
   output tri [7:0] out;
   assign out = low_en ?
8'bzzzzzzzz : in; //pass
```

```
the output when enable is
                          //
                          endmodule
                          Main
                          ///////
`timescale 1ns / 1ps
`include
"tristatebuff 8bit.v"
///////
                          `include
// Company:
                          "tristatebuff 4bit.v"
// Engineer:
                          `include "control unit.v"
//
                          `include
// Create Date:
                          "opcode decoder.v"
11:18:31 12/29/2021
                          `include
// Design Name:
                          "program counter.v"
// Module Name:
                          `include
mainSAP1
                          "t state counter.v"
// Project Name:
                          `include "dFlipflop.v"
// Target Devices:
                          `include
                          "Seven segment.v"
// Tool versions:
                          `include "mux.v"
// Description:
                          `include "full adder.v"
//
                          `include "demux.v"
// Dependencies:
                          `include
//
                          "register 4bit.v"
// Revision:
                          `include
// Revision 0.01 - File
                          "register 8bit.v"
Created
                          `include "adder_ripple.v"
// Additional Comments:
```

```
`include "ALU.v"
                                        .clr(clr),
`include "memory.v"
                                        .inc(inc),
                                        .PE (PE),
                               .LOW MAR LD (LOW MAR LD),
module main(clk, out,
clr, LED1, LED2);
                                .LOW ROM OE (LOW ROM OE),
    output [6:0] LED1;
                                .LOW IR LD(LOW IR LD),
    output [6:0] LED2;
    output [7:0] out;
                               .LOW IR OUT (LOW IR OUT),
    input clk, clr;
                               .LOW ACC LD (LOW ACC LD),
    wire [7:0] bus;
                                        .ACC OE(ACC OE),
    wire buf clk;
                               .sub add(sub add),
    // Control unit
    wire inc, PE,
                               .subadd out en(subadd out
LOW MAR LD, LOW RAM OE,
                               _en),
LOW IR LD, LOW IR OUT,
LOW HALT;
                               .LOW B LD(LOW B LD),
    wire LOW ACC LD,
ACC OE, sub add,
                               .LOW LD OUT (LOW LD OUT),
subadd out en, LOW B LD,
LOW LD OUT;
                               .LOW HALT (LOW HALT)
    wire [3:0] op code;
                                   );
    control sequencer
seq(
                                   // Clock buffer
.op code(op code),
        .clk(buf clk),
```

```
bufif1 (buf clk, clk,
                                    //Instruction
                                register
LOW HALT);
                                    wire [7:0] ir out;
    //program counter
                                    wire LD IR;
                                    assign LD IR= \sim
    program counter pc(
                                LOW IR LD;
        .inc(inc),
.clk(buf clk), .PE(PE),
                                    reg 8bit ir(
.clr(clr), .out(bus[3:0])
                                        .in(bus),
                                .out(ir out),
    );
                                .i en(LD IR), .clr(clr),
    //memory address
                                .clk(buf clk)
register:
                                    );
    wire [3:0] mar out;
    wire MAR LD;
                                    tristatebuff 4bit
    assign MAR LD =
                               buf0(.in(ir out[3:0]),
~LOW MAR LD;
                                .out(bus[3:0]),
    reg 4bit mar(
                                .low en(LOW IR OUT));
        .in(bus[3:0]),
                                    assign op code =
.out(mar out),
                                ir out[7:4];
.i en(MAR LD), .clr(clr),
.clk(buf clk)
                                    //Accumulator
    );
                                    wire [7:0] acc out;
                                    wire ACC LD;
    //RomModule
                                    assign
    rom mem (
                               ACC LD=~LOW ACC LD;
        .addr(mar out),
                                    reg 8bit acc(
.ROM LOW OE (LOW ROM OE),
.data(bus)
                                        .in(bus),
                                .out(acc out),
    );
                                .i en(ACC LD), .clr(clr),
                                .clk(buf clk)
```

```
);
                                wire LD OUT;
   wire LOW ACC OE;
                                assign
                            LD OUT=~LOW LD OUT;
   assign LOW ACC OE =
~ACC OE;
                                reg 8bit out reg(
   tristatebuff 8bit
                                    .in(bus),
bufl(.in(acc out),
                            .out(out), .i en(LD OUT),
                            .clr(clr), .clk(buf clk)
.out(bus),
.low en(LOW ACC OE));
                                );
   //B register
                                //7 segment display
   wire [7:0] b reg out;
                            of address and output
   wire LD B;
                                sevenseg
                            seq0(.bcd(out[3:0]),
   assign LD B=
                            .seg(LED1));
~LOW_B_LD;
                                sevenseg
   reg 8bit b reg(
                            seg1(.bcd(out[7:4]),
       .in(bus),
                            .seg(LED2));
.out(b reg out),
.i en(LD B), .clr(clr),
.clk(buf_clk)
                            endmodule
   );
   //ALU
                            MainTestBench
   alu
                            `timescale 1ns / 1ps
asub(.A(acc out),
.B(b reg out),
.sub(sub add), .cout(),
                            .out(bus),
                            .out en(subadd out en));
                            /////
                            // Company:
   //Output register
```

```
// Engineer:
                            //
                            // Create Date:
                            /////
06:22:32 12/30/2021
// Design Name:
mainSAP1
// Module Name: D:/CE-
05/Computer Organization
                           module tb main();
and Architecture/Lab/ISE
                               reg clk, clr;
Projects
XILINGS/SAP1/mainSAPTestB
                               wire [7:0] out;
ench.v
                               main uut(
// Project Name: SAP1
                                    .clk(clk),
// Target Device:
                            .clr(clr), .out(out)
                               );
// Tool versions:
// Description:
//
                               initial
// Verilog Test Fixture
                               begin
created by ISE for
                                   #10 clk = 1'b0;
module: mainSAP1
                               end
//
// Dependencies:
                               always
//
                               begin
// Revision:
                                   #5 clk = \simclk;
// Revision 0.01 - File
                               end
Created
// Additional Comments:
                               initial
//
                               begin
```

```
$dumpfile("tb_top.vcd");
        $dumpvars(0,
tb_main);
    end
    initial
    begin
        #2 clr = 1'b1;
        \#6 \ clr = 1'b0;
        #8 clr = 1'b1;
        #12 clr =1'b0;
        #500 $finish;
    end
    initial
    begin
$monitor("out:%b", out);
    end
endmodule
```

1.5 RTLSchematicDiagram




Figure 1.17: RTL Schematic Diagram Of SAP-1

1.6 Conclusion

We became familiar with the working of a 8-bit microprocessor and the way each module contributes to the overall functioning of the computer. Although the concept of SAP1 is very simple, the knowledge gained while designing it can be extended to design of more complex microprocessors. We successfully designed a 8-bit microprocessor based on SAP1 architecture and verified it's operations in Verilog.